Real-time FPGA implementation of a secure chaos-based digital crypto-watermarking system in the DWT domain using co-design approach

被引:0
作者
Redouane Kaibou
Mohamed Salah Azzaz
Mustapha Benssalah
Djamel Teguig
Hocine Hamil
Amira Merah
Meriam Tinhinane Akrour
机构
[1] LSEN,
[2] École Militaire Polytechnique,undefined
[3] LTS,undefined
[4] École Militaire Polytechnique,undefined
[5] LT,undefined
[6] École Militaire Polytechnique,undefined
[7] LAMPA,undefined
[8] Université Mouloud Mammeri de Tizi-Ouzou,undefined
来源
Journal of Real-Time Image Processing | 2021年 / 18卷
关键词
Image watermarking; Transform domain; Chaotic encryption; FPGA; Vivado-HLS; C++/VHDL co-design;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper a new approach for designing invisible non-blind full crypto-watermarking system targeting images security on FPGA platform is presented. This new design is based on the Hardware-Software co-design approach using the High-Level Synthesis (HLS) tool of Xilinx which allows a good compromise between development time and performances. For a better authentication and robustness of the proposed system, the Discrete Wavelet Transform (DWT) is employed. To more enhance the security level, a new chaos-based generator proposed is integrated into a stream cipher algorithm in order to encrypt and decrypt the watermark during the insertion and extraction phases.This approach allows a better secure access at the positions of the watermark and to distribute the watermark evenly throughout the image. Three novel customized Intellectual Property (IP) cores designed under HLS tool, implementing Haar DWT and the new chaos-based key generator, have been generated, tested, and validated. The generated Register Transfer Level-IP (RTL-IP) cores are integrated into a Vivado library that achieves real-time secured watermarking operations for both embedding and extraction processes. The system has been evaluated using the main metrics in terms of imperceptibility of the produced watermarked images achieving a Peak Signal to Noise Ratio (PSNR) of 47 dB, robustness against most geometric and image processing attacks achieving a Normalized Cross-Correlation (NCC) of 0.99. The proposed crypt-watermarking system allows a good solution against brute force attack which produce a huge key-space of 2768\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$2^{768}$$\end{document}. Finally, the implementation offers a good efficiency value of 0.19 MHz/LUT in terms of FPGA resource consumption and speed, making the system a reliable choice for real sensitive embedded applications.
引用
收藏
页码:2009 / 2025
页数:16
相关论文
共 76 条
[1]  
Coleman R(2000)Use of visual communication in public journalism Newsp. Res. J. 21 17-16
[2]  
Zhang J(2019)Spatially attentive visual tracking using multi-model adaptive response fusion IEEE Access 7 83873-2821
[3]  
Wu Y(2020)A cascaded R-CNN with multiscale attention and imbalanced samples for traffic sign detection IEEE Access 8 29742-17
[4]  
Feng W(2020)Lightweight deep network for traffic sign classification Annal. Telecommun. 75 369-undefined
[5]  
Wang J(2016)Fingerprinting methods for intellectual property protection using constraints in circuit partitioning IET Circuits Devices Syst. 10 237-undefined
[6]  
Zhang J(2016)Cryptography of medical images based on a combination between chaotic and neural network IET Image Process. 10 830-undefined
[7]  
Xie Z(1963)The mechanics of vacillation J. Atmos. Sci. 20 448-undefined
[8]  
Sun J(1990)Synchronization in chaotic systems Phys. Rev. Lett. 64 821-undefined
[9]  
Zou X(2012)Survey and analysis of hardware cryptographic and steganographic systems on FPGA J. Appl. Sci. 12 201-undefined
[10]  
Wang J(2020)Parallel hardware implementation of efficient embedding bit rate control based contrast mapping algorithm for reversible invisible watermarking IEEE Access 8 69072-undefined