共 79 条
[1]
Chandra A(2001)System-on-a-chip data compression and decompression architecture based on Golomb codes IEEE Trans. Comput. Aided Des. Integr. Circuits Syst 20 355-368
[2]
Chakrabarty K(2003)Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes IEEE Trans. Commun 52 1076-1088
[3]
Chandra A(2003)A unified approach to reduce SoC test data volume, scan power and testing time IEEE Trans. Comput. Aided Des. Integr. Circuits Syst 22 352-363
[4]
Chakrabarty K(2012)2n pattern run-length for test data compression IEEE Trans. Comput. Aided Des. Integr. Circuits Syst 31 644-648
[5]
Chandra A(2008)Efficient test compression technique based on block merging IET Comput. Digit. Tech 2 327-335
[6]
Chakrabarty K(2008)Test data compression for system-on-a-chip using extended frequency-directed run-length code IET Comput Digit Tech 2 155-163
[7]
Chang CH(2003)Variable-length input huffman coding for system-on-a-chip test IEEE Trans Computer-Aided Design 22 783-796
[8]
Lee LJ(2016)Power Efficient test data compression method for SoC using alternating statistical Run-length coding J. Electron. Test 32 59-68
[9]
Tseng WD(2003)An efficient test vector compression scheme using selective Huffman coding IEEE Trans Comput Aided Des 22 797-806
[10]
Lin RB(2009)Test challenges for 3D integrated circuits IEEE Des. Test Comput 26 26-35