Optimal Selective Count Compatible Runlength Encoding for SOC Test Data Compression

被引:0
作者
Harpreet Vohra
Amardeep Singh
机构
[1] Thapar University,Electronics and Communication Engineering Department
[2] Punjabi University,Computer Science and Engineering department
来源
Journal of Electronic Testing | 2016年 / 32卷
关键词
Test data compression; Block merging; Compatibility; Test application time; Code-based testing;
D O I
暂无
中图分类号
学科分类号
摘要
Test data volume amount is increased multi-fold due to the need of quality assurance of various parts of the circuit design at deep submicron level. Huge memory is required to store this enormous test data which not only increases the cost of the ATE but also the test application time. This paper presents an optimal selective count compatible run length (OSCCPRL) encoding scheme for achieving maximum compression for reduction of the test cost. OSCCPRL is a hybrid technique that amalgamates the benefits of other two techniques: 10 Coded run length (10 C) and Selective CCPRL (SCCPRL) proposed here. These techniques work on improvement of the 9 C and CCPRL techniques. In OSCCPRL, entire data is segmented in blocks and further compressed using inter block and intra block level merging techniques. SCCPRL technique is used for encoding the compatible blocks while the 10C is used to do encoding at sub block (half block length) level. In case, if no compatibility is found at block/sub block level then the unique pattern is held as such in the encoded data along with the necessary categorization bits. The decompression architecture is described and it is shown how by just the addition of few states of FSM, better test data compression can be achieved as compared to previous schemes. The simulation results performed for various ISCAS benchmarks circuits prove that the proposed OSCCPRL technique provides an average compression efficiency of around 80 %.
引用
收藏
页码:735 / 747
页数:12
相关论文
共 79 条
[1]  
Chandra A(2001)System-on-a-chip data compression and decompression architecture based on Golomb codes IEEE Trans. Comput. Aided Des. Integr. Circuits Syst 20 355-368
[2]  
Chakrabarty K(2003)Test data compression and test resource partitioning for system-on-a-chip using frequency-directed run-length (FDR) codes IEEE Trans. Commun 52 1076-1088
[3]  
Chandra A(2003)A unified approach to reduce SoC test data volume, scan power and testing time IEEE Trans. Comput. Aided Des. Integr. Circuits Syst 22 352-363
[4]  
Chakrabarty K(2012)2n pattern run-length for test data compression IEEE Trans. Comput. Aided Des. Integr. Circuits Syst 31 644-648
[5]  
Chandra A(2008)Efficient test compression technique based on block merging IET Comput. Digit. Tech 2 327-335
[6]  
Chakrabarty K(2008)Test data compression for system-on-a-chip using extended frequency-directed run-length code IET Comput Digit Tech 2 155-163
[7]  
Chang CH(2003)Variable-length input huffman coding for system-on-a-chip test IEEE Trans Computer-Aided Design 22 783-796
[8]  
Lee LJ(2016)Power Efficient test data compression method for SoC using alternating statistical Run-length coding J. Electron. Test 32 59-68
[9]  
Tseng WD(2003)An efficient test vector compression scheme using selective Huffman coding IEEE Trans Comput Aided Des 22 797-806
[10]  
Lin RB(2009)Test challenges for 3D integrated circuits IEEE Des. Test Comput 26 26-35