共 13 条
- [1] Dinoi L.(2005)Variable-size interleaver design for parallel Turbo decoder architectures IEEE Trans. Commun. 53 1833-1840
- [2] Benedetto S.(2005)Parallel interleaver design and VLSI architecture for low-latency MAP Turbo decoders IEEE Trans. VLSI Syst. 13 427-438
- [3] Dobkin R.(2004)Design of flexible-length S-random interleaver for Turbo codes IEEE Commun. Lett. 8 461-463
- [4] Peleg M.(2005)Interleavers for Turbo codes using permutation polynomials over integer rings IEEE Trans. Inform. Theory 51 101-119
- [5] Ginosar R.(2002)Optimized Concurrent Interleaving Architecture for High-throughput Turbodecoding Proc. ICECS’02 3 1099-1102
- [6] Popovski P.(undefined)undefined undefined undefined undefined-undefined
- [7] Kocarev L.(undefined)undefined undefined undefined undefined-undefined
- [8] Risteski A.(undefined)undefined undefined undefined undefined-undefined
- [9] Sun J.(undefined)undefined undefined undefined undefined-undefined
- [10] Takeshita O.Y.(undefined)undefined undefined undefined undefined-undefined