共 23 条
[1]
Masadeh M., Hasan O., Tahar S., Input-conscious approximate multiply-accumulate (MAC) unit for energy-efficiency, IEEE Access, 7, pp. 147129-147142, (2019)
[2]
Tasoulas Z., Zervakis G., Anagnostopoulos I., Amrouch H., Henkel J., Weight-oriented approximation for energy-efficient neural network inference accelerators, IEEE Trans Circ Syst I Regul Pap, 67, 12, pp. 4670-4683, (2020)
[3]
Tung C., Huang S., A high-performance multiply-accumulate unit by integrating additions and accumulations into partial product reduction process, IEEE Access, 8, pp. 87367-87377, (2020)
[4]
Hegde R., Shanbhag N.R., ‘A voltage overscaled low-power digital filter IC’, IEEE J Sol State Circ, 39, 2, pp. 388-391, (2004)
[5]
Mathur A., Wang Q., Power reduction techniques and flows at RTL and system level, 22Nd International Conference on VLSI Design, pp. 28-29, (2009)
[6]
Yeh C., Kang Y.-S., Cell-based layout techniques supporting gate-level voltage scaling for low-power, IEEE Trans Very Large Scale Integr (VLSI) Syst, 8, 5, pp. 629-633, (2000)
[7]
Zareei Z., Navi K., Keshavarziyan P., Low-power, high-speed 1-bit inexact full adder cell designs applicable to low-energy image processing, Int J Electron, 105, 3, pp. 375-384, (2018)
[8]
Parameshwara M.C., Srinivasaiah H.C., Low-power hybrid 1-bit full adder circuit for energy efficient arithmetic applications, J Circ Syst Comput, 26, 1, pp. 1-15, (2017)
[9]
Landauer R., Irreversibility and heat generation in the computing process, IBM J Res Dev, 3, pp. 183-191, (1961)
[10]
Bennet C.H., Logical reversibility of computation, IBM J Res Dev, 17, 6, pp. 525-532, (1973)