Efficient clustering and simulated annealing approach for circuit partitioning

被引:1
作者
Singh Gill S. [1 ]
Chandel R. [2 ]
Kumar Chandel A. [2 ]
机构
[1] Department of Electronics and Communication Engineering, Guru Nanak Dev Engineering College
[2] National Institute of Technology
关键词
Cut size; Interconnections; Non polynomial hard; Partitioning; Simulated annealing; Very large scale integration (VLSI) design;
D O I
10.1007/s12204-011-1138-z
中图分类号
学科分类号
摘要
Circuit net list bipartitioning using simulated annealing technique has been proposed in the paper. The method converges asymptotically and probabilistically to global optimization. The circuit net list is partitioned into two partitions such that the number of interconnections between the partitions is minimized. The proposed method begins with an innovative clustering technique to obtain a good initial solution. Results obtained show the versatility of the proposed method in solving non polynomial hard problems of circuit net list partitioning and show an improvement over those available in literature. © 2011 Shanghai Jiaotong University and Springer-Verlag Berlin Heidelberg.
引用
收藏
页码:708 / 712
页数:4
相关论文
共 50 条
  • [41] A simulated annealing approach for multimedia data placement
    Terzi, E
    Vakali, A
    Angelis, L
    JOURNAL OF SYSTEMS AND SOFTWARE, 2004, 73 (03) : 467 - 480
  • [42] A simulated annealing approach to police district design
    D'Amico, SJ
    Wang, SJ
    Batta, R
    Rump, CM
    COMPUTERS & OPERATIONS RESEARCH, 2002, 29 (06) : 667 - 684
  • [43] A simulated annealing approach for mobile location management
    Taheri, Javid
    Zomaya, Albert Y.
    COMPUTER COMMUNICATIONS, 2007, 30 (04) : 714 - 730
  • [44] A Simulated Annealing Approach to Communication Network Design
    Marcus Randall
    Graham McMahon
    Stephen Sugden
    Journal of Combinatorial Optimization, 2002, 6 : 55 - 65
  • [45] A simulated annealing approach for the circular cutting problem
    Hifi, M
    Paschos, VT
    Zissimopoulos, V
    EUROPEAN JOURNAL OF OPERATIONAL RESEARCH, 2004, 159 (02) : 430 - 448
  • [46] A simulated annealing approach to approximate Bayes computations
    Albert, Carlo
    Kunsch, Hans R.
    Scheidegger, Andreas
    STATISTICS AND COMPUTING, 2015, 25 (06) : 1217 - 1232
  • [47] A simulated annealing approach to the traveling tournament problem
    A. Anagnostopoulos
    L. Michel
    P. Van Hentenryck
    Y. Vergados
    Journal of Scheduling, 2006, 9 : 177 - 193
  • [48] A Parallel Simulated Annealing Approach for Floorplanning in VLSI
    Fang, Jyh-Perng
    Chang, Yang-Lang
    Chen, Chih-Chia
    Liang, Wen-Yew
    Hsieh, Tung-Ju
    Satria, Muhammad T.
    Han, Chin-Chuan
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PROCEEDINGS, 2009, 5574 : 291 - +
  • [49] A simulated annealing approach to approximate Bayes computations
    Carlo Albert
    Hans R. Künsch
    Andreas Scheidegger
    Statistics and Computing, 2015, 25 : 1217 - 1232
  • [50] A simulated annealing approach to the traveling tournament problem
    Anagnostopoulos, A
    Michel, L
    Van Hentenryck, P
    Vergados, Y
    JOURNAL OF SCHEDULING, 2006, 9 (02) : 177 - 193