CNFET-based digitally controlled impedance multiplier

被引:0
|
作者
Tripathi S.K. [1 ]
Tiwari U. [1 ]
机构
[1] Department of Electrical Electronics and Communication Engineering, Sharda University India, Greater Noida
关键词
Carbon nanotube field effect transistor (CNFET); CMOS; Digital control; Impedance multiplier;
D O I
10.1007/s41870-021-00757-0
中图分类号
学科分类号
摘要
In this paper, a carbon nanotube-FET based impedance multiplier is presented. The circuit uses digitally controlled inverting current conveyor (DCICC). Proposed circuit is functioning accurately with a multiplication factor from 0 to 7. The technique is simple, versatile and compatible for microelectronics. The proposed circuit uses only one active element along with a grounded capacitor. The tuning of impedance is based on the number of tubes in a CNFET with switched on condition which is selected by a digital control technique. The circuit operates with low supply voltage of 0.7 V. The results of DCICC have been verified through HSPICE simulation. © 2021, Bharati Vidyapeeth's Institute of Computer Applications and Management.
引用
收藏
页码:1937 / 1941
页数:4
相关论文
共 50 条
  • [31] CNFET-Based 0.1 V to 0.6 V DC/DC Converter
    Tyagi, Aditya
    Gopi, Ch
    Baldi, Prayank
    Kumar, Vikash
    Islam, Aminul
    2014 RECENT ADVANCES IN ENGINEERING AND COMPUTATIONAL SCIENCES (RAECS), 2014,
  • [32] A high performance CNFET-based operational transconductance amplifier and its applications
    Mingcan Cen
    Shuxiang Song
    Chaobo Cai
    Analog Integrated Circuits and Signal Processing, 2017, 91 : 463 - 472
  • [33] Low Voltage Digitally Controlled Impedance Based Energy Efficient Vedic Multiplier Design on 28nm FPGA
    Goswami, Kavita
    Pandey, Bishwajeet
    Jain, Abhishek
    Singh, Deepa
    2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS, 2014, : 952 - 955
  • [34] A fast method for process reliability analysis of CNFET-based digital integrated circuits
    Saeedi, Fereshteh
    Ghavami, Behnam
    Raji, Mohsen
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2018, 17 (02) : 571 - 579
  • [35] Novel Design Methodologies for CNFET-Based Ternary Sequential Logic Circuits
    Gadgil, Sharvani
    Vudadha, Chetan
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2022, 21 : 289 - 298
  • [36] A fast method for process reliability analysis of CNFET-based digital integrated circuits
    Fereshteh Saeedi
    Behnam Ghavami
    Mohsen Raji
    Journal of Computational Electronics, 2018, 17 : 571 - 579
  • [37] A new design method for imperfection-immune CNFET-based circuit design
    Ebrahimi, Seyyed Ashkan
    Reshadinezhad, Mohammad Reza
    Bohlooli, Ali
    MICROELECTRONICS JOURNAL, 2019, 85 : 62 - 71
  • [38] Design of CNFET-based Low-Power Ternary Sequential Logic circuits
    Gadgil, Sharvani
    Vudadha, Chetan
    2021 IEEE 21ST INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2021), 2021, : 169 - 172
  • [39] Logical Effort Framework for CNFET-Based VLSI Circuits for Delay and Area Optimization
    Ali, Muhammad
    Ahmed, Mohammed Abrar
    Chrzanowska-Jeske, Malgorzata
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 27 (03) : 573 - 586
  • [40] Energy efficient design of CNFET-based multi-digit ternary adders
    Vudadha, Chetan
    Parlapalli, Sai Phaneendra
    Srinivas, M. B.
    MICROELECTRONICS JOURNAL, 2018, 75 : 75 - 86