An Efficient Embedded Bitstream Parsing Processor for MPEG-4 Video Decoding System

被引：0
|
作者：
Yung-Chi Chang
Chao-Chih Huang
Wei-Min Chao
Liang-Gee Chen
机构：
[1] National Taiwan University,DSP/IC Design Lab., Department of Electrical Engineering and Graduate Institute of Electronics Engineering
来源：
Journal of VLSI signal processing systems for signal, image and video technology | 2005年 / 41卷
关键词：
MPEG-4; video decoding; bitstream parsing processor; data partitioned bitstream parsing;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
In this paper, the bitstream parsing analysis and an efficient and flexible bitstream parsing processor are presented. The bitstream parsing analysis explores the critical part in bitstream parsing. Based on the result, the novel approaches to parse data partitioned bitstreams are presented. An efficient instruction set optimized for bitstream processing, especially for DCT coefficient decoding, is designed and the processor architecture can be programmed for various video standards. It has been integrated into an MPEG-4 video decoding system successfully and can achieve real time bitstream decoding with bitstream coded under 4CIF frame size with 30 fps, 8Mbps, which is the specification of MPEG-4 Advanced Simple Profile Level 5.
引用
收藏
页码：183 / 191
页数：8
相关论文
共 50 条
  • [1] An efficient embedded bitstream parsing processor for MPEG-4 video decoding system
    Chang, YC
    Huang, CC
    Chao, WM
    Chen, LG
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2005, 41 (02): : 183 - 191
  • [2] Low power embedded memory architecture for video object decoding in MPEG-4 simple profile
    Sayed, M
    Badawy, W
    IEEE CCEC 2002: CANADIAN CONFERENCE ON ELECTRCIAL AND COMPUTER ENGINEERING, VOLS 1-3, CONFERENCE PROCEEDINGS, 2002, : 889 - 893
  • [3] MPEG-4 advanced simple profile video encoding on an embedded multimedia system
    Akramullah, SM
    Giduthuri, RK
    Rajan, G
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2004, PTS 1 AND 2, 2004, 5308 : 6 - 17
  • [4] Video surveillance system based on MPEG-4
    Ge, Jing
    Zhang, Guoping
    Yang, Zongkai
    ELECTRONIC IMAGING AND MULTIMEDIA TECHNOLOGY V, PTS 1 AND 2, 2008, 6833
  • [5] Co-processor architecture for MPEG-4 video object rendering
    Heer, C
    Miro, C
    Lafage, A
    Berekovic, M
    Ghigo, G
    Selinger, T
    Wels, KI
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2000, PTS 1-3, 2000, 4067 : 1451 - 1458
  • [6] Acceleration of MPEG-4 video applications with the reconfigurable HW processor XPP
    Ritter, C
    Schüler, E
    Quast, J
    Müller-Glaser, KD
    VISUAL COMMUNICATIONS AND IMAGE PROCESSING 2003, PTS 1-3, 2003, 5150 : 1097 - 1108
  • [7] Evaluating MPEG-4 video decoding complexity for an alternative video complexity verifier model
    Valentim, J
    Nunes, P
    Pereira, F
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2002, 12 (11) : 1034 - 1044
  • [8] Research on Video Monitoring System Based on MPEG-4
    Hao, Zhongxiao
    Yu, Xinyu
    ICAIE 2009: PROCEEDINGS OF THE 2009 INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND EDUCATION, VOLS 1 AND 2, 2009, : 5 - 9
  • [9] An efficient motion estimation method for MPEG-4 video encoder
    Yang, WJ
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2003, 49 (02) : 441 - 446
  • [10] Design of video compression system based on MPEG-4
    Gao Bing-kun
    Jiang Chun-lei
    Proceedings of 2005 Chinese Control and Decision Conference, Vols 1 and 2, 2005, : 652 - 654
12345