Fill reduction techniques for circuit simulation

被引：0

作者：

Gunther Reißig

机构：

[1] Fakultät IV - Fachgebiet Regelungssysteme,

[2] TU Berlin,undefined

来源：

Electrical Engineering | 2007年 / 90卷

关键词：

Sparse linear systems; Fill reduction; Pivot ordering;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

We investigate the performance of a combination of sophisticated local symmetric ordering methods with a simple symmetrization step on a test set of Jacobians obtained from modified nodal equations. It is demonstrated that using such ordering heuristics as a replacement for Markowitz’ algorithm may accelerate circuit simulation significantly.

引用

页码：143 / 146

页数：3

共 50 条

[1] Fill reduction techniques for circuit simulation
Reissig, Gunther
ELECTRICAL ENGINEERING, 2007, 90 (02) : 143 - 146
[2] Model reduction techniques for speeding up the thermal simulation of printed circuit boards
Chang, LK
Shui, CC
JOURNAL OF THE CHINESE INSTITUTE OF ENGINEERS, 2000, 23 (06) : 731 - 740
[3] TECHNIQUES FOR NONLINEAR CIRCUIT SIMULATION
MOLE, PJ
ROKOS, GMS
IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1994, 141 (04): : 241 - 241
[4] A unified approach for mixed EM and circuit simulation using model-reduction techniques
Achar, R
Kolbehdari, MA
Nakhla, M
1997 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST, VOLS I-III: HIGH FREQUENCIES IN HIGH PLACES, 1997, : 1017 - 1020
[5] AN EARLY INTRODUCTION TO CIRCUIT SIMULATION TECHNIQUES
PILLAGE, LT
IEEE TRANSACTIONS ON EDUCATION, 1993, 36 (01) : 16 - 19
[6] Techniques for coupled circuit and micromechanical simulation
Chen, JH
Kang, SM
2000 INTERNATIONAL CONFERENCE ON MODELING AND SIMULATION OF MICROSYSTEMS, TECHNICAL PROCEEDINGS, 2000, : 213 - 216
[7] Local fill reduction techniques for sparse symmetric linear systems
Reissig, Gunther
ELECTRICAL ENGINEERING, 2007, 89 (08) : 639 - 652
[8] Local fill reduction techniques for sparse symmetric linear systems
Gunther Reißig
Electrical Engineering, 2007, 89 : 639 - 652
[9] Circuit simulation: (Part I) traditional simulation techniques
Raahemifar, K
Ahmadi, M
PROCEEDINGS OF THE 43RD IEEE MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 2000, : 112 - 115
[10] Parasitics reduction for analog circuit simulation
Kahlert, M
MODELING, SIMULATION, AND OPTIMIZATION OF INTEGRATED CIRCUITS, 2003, 146 : 219 - 227

← 1 2 3 4 5 →