共 50 条
- [2] A New Method for Design of CNFET-Based Quaternary Circuits Circuits, Systems, and Signal Processing, 2019, 38 : 2588 - 2606
- [4] On Microarchitectural Modeling for CNFET-based Circuits 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 356 - 361
- [5] Optimal Redundancy Designs for CNFET-Based Circuits 2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 25 - 32
- [6] Logical Effort model for CNFET-based circuits 2014 IEEE 14TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2014, : 460 - 465
- [8] Design of CNFET-based Low-Power Ternary Sequential Logic circuits 2021 IEEE 21ST INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2021), 2021, : 169 - 172
- [9] Evaluating a Methodology for Designing CNFET-Based Ternary Circuits Circuits, Systems, and Signal Processing, 2020, 39 : 5039 - 5058
- [10] Delay and Yield of CNFET-based Circuits in the Presence of Variations 2015 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2015,