Design and Evaluation of CNFET-Based Quaternary Circuits

被引:0
|
作者
Mohammad Hossein Moaiyeri
Keivan Navi
Omid Hashemipour
机构
[1] Shahid Beheshti University,Faculty of Electrical and Computer Engineering
[2] G. C.,Nanotechnology and Quantum Computing Lab
[3] Shahid Beheshti University,Microelectronics Lab
[4] G. C.,undefined
[5] Shahid Beheshti University,undefined
[6] G. C.,undefined
关键词
Carbon nanotube FET (CNFET); Quaternary logic; Arithmetic and logic circuits; Multiple-; design; Nanoelectronics;
D O I
暂无
中图分类号
学科分类号
摘要
This paper presents novel high-performance and PVT tolerant quaternary logic circuits as well as efficient quaternary arithmetic circuits for nanoelectronics. These Carbon Nanotube FET (CNFET)-based circuits are compatible with the recent technologies and are designed based on the conventional CMOS architecture, while the previous quaternary designs used methods which are not suitable for nanoelectronics and have become obsolete. The proposed designs are robust and have large noise margins and high driving capability. The singular characteristics of CNFETs, such as the capability of having the desired threshold voltage by regulating the diameters of the nanotubes, make them very appropriate for voltage-mode multiple-threshold circuits design. The proposed circuits are examined, using Synopsys HSPICE with the standard 32 nm-CNFET technology in various situations and different supply voltages. Simulation results demonstrate the correct and high-performance operation of the proposed circuits even in the presence of process, voltage and temperature variations.
引用
收藏
页码:1631 / 1652
页数:21
相关论文
共 50 条
  • [1] Design and Evaluation of CNFET-Based Quaternary Circuits
    Moaiyeri, Mohammad Hossein
    Navi, Keivan
    Hashemipour, Omid
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2012, 31 (05) : 1631 - 1652
  • [2] A New Method for Design of CNFET-Based Quaternary Circuits
    Akbar Doostaregan
    Adib Abrishamifar
    Circuits, Systems, and Signal Processing, 2019, 38 : 2588 - 2606
  • [3] A New Method for Design of CNFET-Based Quaternary Circuits
    Doostaregan, Akbar
    Abrishamifar, Adib
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (06) : 2588 - 2606
  • [4] On Microarchitectural Modeling for CNFET-based Circuits
    Li, Tianjian
    Chen, Hao
    Qian, Weikang
    Liang, Xiaoyao
    Jiang, Li
    2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2015, : 356 - 361
  • [5] Optimal Redundancy Designs for CNFET-Based Circuits
    Cheng, Da
    Wang, Fangzhou
    Gao, Feng
    Gupta, Sandeep K.
    2014 IEEE 23RD ASIAN TEST SYMPOSIUM (ATS), 2014, : 25 - 32
  • [6] Logical Effort model for CNFET-based circuits
    Ali, Muhammad
    Ahmed, Mohammad
    Chrzanowska-Jeske, Malgorzata
    2014 IEEE 14TH INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE-NANO), 2014, : 460 - 465
  • [7] Novel Design Methodologies for CNFET-Based Ternary Sequential Logic Circuits
    Gadgil, Sharvani
    Vudadha, Chetan
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2022, 21 : 289 - 298
  • [8] Design of CNFET-based Low-Power Ternary Sequential Logic circuits
    Gadgil, Sharvani
    Vudadha, Chetan
    2021 IEEE 21ST INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (IEEE NANO 2021), 2021, : 169 - 172
  • [9] Evaluating a Methodology for Designing CNFET-Based Ternary Circuits
    Akbar Doostaregan
    Adib Abrishamifar
    Circuits, Systems, and Signal Processing, 2020, 39 : 5039 - 5058
  • [10] Delay and Yield of CNFET-based Circuits in the Presence of Variations
    Chrzanowska-Jeske, Malgorzata
    2015 IEEE NANOTECHNOLOGY MATERIALS AND DEVICES CONFERENCE (NMDC), 2015,