Using DRAM Buffer to Reduce Persistence and Consistence Overheads of Persistent Memory

被引:0
作者
Yuchuan Tian
Fang Wang
机构
[1] Huazhong University of Science and Technology,Key Laboratory of Information Storage System, School of Computer Science and Technology
[2] Ministry of Education of China,undefined
来源
Wireless Personal Communications | 2018年 / 102卷
关键词
Persistent memory; Persistent objects; Persistent heap;
D O I
暂无
中图分类号
学科分类号
摘要
Persistent memory has the potential to become universal storage for memory and storage uses. Unfortunately, our system architecture is good fit for two-level storage model with DRAM and storage. It incurs two of important performance overheads. First is higher latency and degrading concurrent performance due to the requirements of persistence and consistency of persistent memory. Another is to abstract in-memory objects into file although these in-memory objects are already persistent, or to load data objects from files even they are in memory. We propose a hybrid storage model with a persistent objects management system to manage in-persistent memory data sets. Persistent memory plays dual roles of memory and storage, CPU directly access in-persistent memory data sets, and these data sets are not required serializing or de-serializing into files, managed by persistent object management system. To lower overheads introduced by high latency and consistence of persistent memory, DRAM is used as buffer, shifting persistency and consistence from each application to our management process, named persistent memory server engine. The experiment results show that our prototype can benefit file-intensive, data-intensive applications and relational databases, providing 15–63% better performance than persistent heap and persistent memory file systems using direct access method.
引用
收藏
页码:3879 / 3896
页数:17
相关论文
共 19 条
[1]  
Freitas RF(2008)Storage-class memory: the next storage system technology IBM Journal of Research and Development 52 439-447
[2]  
Wilcke WW(2008)Overview of candidate device technologies for storage-class memory Journal IBM Journal of Research and Development 52 449-464
[3]  
Burr GW(2008)Phase-change random access memory: A scalable technology IBM Journal of Research and Development 52 465-480
[4]  
Kurdi BN(undefined)undefined undefined undefined undefined-undefined
[5]  
Scott JC(undefined)undefined undefined undefined undefined-undefined
[6]  
Lam CH(undefined)undefined undefined undefined undefined-undefined
[7]  
Gopalakrishnan K(undefined)undefined undefined undefined undefined-undefined
[8]  
Shenoy RS(undefined)undefined undefined undefined undefined-undefined
[9]  
Raoux S(undefined)undefined undefined undefined undefined-undefined
[10]  
Burr GW(undefined)undefined undefined undefined undefined-undefined