High-level customization framework for application-specific NoC architectures

被引:0
作者
Iraklis Anagnostopoulos
Alexandros Bartzas
Iason Filippopoulos
Dimitrios Soudris
机构
[1] National Technical University of Athens (NTUA),School of Electrical and Computer Engineering
[2] Norwegian University of Science and Technology (NTNU),Department of Electronics and Telecommunications
来源
Design Automation for Embedded Systems | 2012年 / 16卷
关键词
Network-on-Chip; Design methodology; Automation framework; Mapping; Priorities assignment; Buffer sizing; Regular and irregular topologies;
D O I
暂无
中图分类号
学科分类号
摘要
Network-on-Chip (NoC) has been recognized as the new paradigm to interconnect and organize a high number of cores. NoCs address global communication issues in System-on-Chips (SoC) involving communication-centric design and implementation of scalable communication structures evolving application-specific NoC design as a key challenge to modern SoC design. In this paper we present a SystemC customization framework and methodology for automatic design and evaluation of regular and irregular NoC architectures. The presented framework also supports application-specific optimization techniques such as priority assignment, node clustering and buffer sizing. Experimental results show that generated regular NoC architectures achieve an average of 5.5 % lower communication-cost compared to other regular NoC designs while irregular NoCs proved to achieve on average 4.5×higher throughput and 40 % network delay reduction compared to regular mesh topologies. In addition, employing a buffer sizing algorithm we achieve a reduction in network’s power consumption by an average of 45 % for both regular and irregular NoC design flow.
引用
收藏
页码:339 / 361
页数:22
相关论文
共 29 条
[1]  
Benini L(2002)Networks on chips: a new SoC Paradig Comput 35 70-78
[2]  
de Micheli G(2005)NoC synthesis flow for customized domain specific multiprocessor systems-on-chip IEEE Trans Parallel Distrib Syst 16 113-129
[3]  
Bertozzi D(2004)Qnoc: Qos architecture and design process for network on chip J Syst Archit 50 105-128
[4]  
Jalabert A(2002)Arms: an agent-based resource management system for grid computing Sci Program 10 135-148
[5]  
Murali S(1988)A taxonomy of scheduling in general-purpose distributed computing systems IEEE Trans Softw Eng 14 141-154
[6]  
Tamhankar R(2009)An outlook on design technologies for future integrated systems IEEE Trans Comput-Aided Des Integr Circuits Syst 28 777-421
[7]  
Stergiou S(2005)Æhereal network on chip: concepts, architectures, and implementations IEEE Des Test Comput 22 414-190
[8]  
Benini L(2011)A quantitative evaluation of a network on chip design flow for multi-core consumer multimedia applications Des Autom Embed Syst 15 159-562
[9]  
De Micheli G(2005)Energy- and performance-aware mapping for regular noc architectures IEEE Trans Comput-Aided Des Integr Circuits Syst 24 551-182
[10]  
Bolotin E(2005)Tycoon: an implementation of a distributed, market-based resource allocation system Multiagent Grid Syst 1 169-158