Complete Fault Detection Tests of Length 2 for Logic Networks under Stuck-at Faults of Gates

被引:0
作者
Popkov K.A. [1 ]
机构
[1] Keldysh Institute of Applied Mathematics, Miusskaya pl. 4, Moscow
基金
俄罗斯科学基金会;
关键词
complete fault detection test; logic network; stuck-at fault;
D O I
10.1134/S1990478918020102
中图分类号
学科分类号
摘要
We consider the problem of the synthesis of the logic networks implementing Boolean functions of n variables and allowing short complete fault detection tests regarding arbitrary stuck-at faults at the outputs of gates. We prove that there exists a basis consisting of two Boolean functions of at most four variables in which we can implement each Boolean function by a network allowing such a test with length at most 2. © 2018, Pleiades Publishing, Ltd.
引用
收藏
页码:302 / 312
页数:10
相关论文
共 33 条
[1]  
Borodina Y.V., Synthesis of Easily-Tested Circuits in the Case of Single-Type Constant Malfunctions at the Element Outputs, VestnikMoskov.Univ. Ser. 15, 1, pp. 40-44, (2008)
[2]  
Borodina Y.V., Circuits Admitting Single-Fault Tests of Length 1 under Constant Faults at Outputs of Elements, VestnikMoskov. Univ. Ser. 1, 5, pp. 49-52, (2008)
[3]  
Borodina Y.V., Lower Estimate of the Length of the Complete Test in the Basis {x | y}, Vestnik Moskov. Univ. Ser. 1, 4, pp. 49-51, (2015)
[4]  
Borodina Y.V., Borodin P.A., Synthesis of Easily Testable Circuits over the Zhegalkin Basis in the Case of Constant Faults of type 0 at Outputs of Elements, Diskretn.Mat., 22, 3, pp. 127-133, (2010)
[5]  
Kolyada S.S., Upper Bounds on the Length of Fault Detection Tests for Logic Networks, (2013)
[6]  
Popkov K.A., Lower Bounds for Lengths of Complete Diagnostic Tests for Networks and Inputs of Networks, Prikl. Diskretn.Mat., 4, pp. 65-73, (2016)
[7]  
Popkov K.A., On Single Diagnostic Tests for Logic Networks in the Zhegalkin Basis, Izv. Vyssh. Uchebn. Zaved. Povolzh. Reg. Fiz.-Mat. Nauki, 3, pp. 3-18, (2016)
[8]  
Popkov K.A., Single Fault Detection Tests for Logic Networks in the Basis ‘Conjunction–Negation’, (2017)
[9]  
Popkov K.A., On the Exact Value of the Length of the Minimal Single Diagnostic Test for a Particular Class of Circuits, Diskretn. Anal. Issled. Oper., 24, 3, pp. 80-103, (2017)
[10]  
Red'kin N.P., On Complete Checking Tests for Networks of Logic Gates, Vestnik Moskov. Univ. Ser. 1, 1, pp. 72-74, (1986)