共 33 条
[1]
Bibilo P.N., Kremnievaya Kompilyatsiya Zakaznykh SBIS (Silicon Compilation of Custom VLSI Circuits), (1996)
[2]
Bibilo P.N., Symbolic layout of VLSI array macros with an SCAS silicon compiler, I, Mikroelektronika, 27, 2, pp. 134-143, (1998)
[3]
Bibilo P.N., Symbolic layout of VLSI array macros with an SCAS silicon compiler, II, Mikroelektronika, 27, 2, pp. 144-150, (1998)
[4]
Ullman J.D., Computational Aspects of VLSI, (1984)
[5]
Vychislitel'nye Aspekty SBIS, (1990)
[6]
Bibilo P.N., Osnovy Yazyka VHDL (The Basics of VHDL), (2002)
[7]
Bibilo P.N., Sintez Logicheskikh Skhem s Ispol'zovaniem Yazyka VHDL (Logic-circuit Synthesis Using VHDL), (2002)
[8]
Cheremisinova L.D., Vasil'kova I.V., The syntax of the SF language for the behavioral and structural description of VLSI control-logic units, Logicheskoe Proektirovanie (Logic Design), 1, pp. 169-178, (1996)
[9]
Cheremisinov D.I., EDIF parsing tool, Proc. 3rd Int. Conf. on Computer-aided Design of Discrete Devices, CAD DD'99, 1, pp. 127-133, (1999)
[10]
Cheremisinov D.I., VHDL Transformation for synthesis logic optimization process, Proc. 2nd Int. Conf. on Digital Information Processing and Control in Extreme Situations, 1, pp. 190-194, (2000)