Custom logic: A toolkit for the design of VLSI custom control MOS logic

被引:1
作者
Bibilo P.N. [1 ]
Vasil'kova I.V. [1 ]
Kardash S.N. [1 ]
Kirienko N.A. [1 ]
Loginova I.P. [1 ]
Novikov Ya.A. [1 ]
Romanov V.I. [1 ]
Toropov N.R. [1 ]
Cheremisinov D.I. [1 ]
Cheremisinova L.D. [1 ]
机构
[1] Jt. Inst. of Prob. of Info. Science, Natl. Academy of Sciences of Belarus
关键词
Design Phase; Structural Description; Custom Control; Custom Logic; Array Logic;
D O I
10.1023/B:RUMI.0000043048.18075.db
中图分类号
学科分类号
摘要
The Custom Logic toolkit for the design of VLSI custom control MOS array logic is described. The design phases supported range from the generation of behavioral and structural descriptions in high-level languages to mask-layout synthesis.
引用
收藏
页码:310 / 327
页数:17
相关论文
共 33 条
[1]  
Bibilo P.N., Kremnievaya Kompilyatsiya Zakaznykh SBIS (Silicon Compilation of Custom VLSI Circuits), (1996)
[2]  
Bibilo P.N., Symbolic layout of VLSI array macros with an SCAS silicon compiler, I, Mikroelektronika, 27, 2, pp. 134-143, (1998)
[3]  
Bibilo P.N., Symbolic layout of VLSI array macros with an SCAS silicon compiler, II, Mikroelektronika, 27, 2, pp. 144-150, (1998)
[4]  
Ullman J.D., Computational Aspects of VLSI, (1984)
[5]  
Vychislitel'nye Aspekty SBIS, (1990)
[6]  
Bibilo P.N., Osnovy Yazyka VHDL (The Basics of VHDL), (2002)
[7]  
Bibilo P.N., Sintez Logicheskikh Skhem s Ispol'zovaniem Yazyka VHDL (Logic-circuit Synthesis Using VHDL), (2002)
[8]  
Cheremisinova L.D., Vasil'kova I.V., The syntax of the SF language for the behavioral and structural description of VLSI control-logic units, Logicheskoe Proektirovanie (Logic Design), 1, pp. 169-178, (1996)
[9]  
Cheremisinov D.I., EDIF parsing tool, Proc. 3rd Int. Conf. on Computer-aided Design of Discrete Devices, CAD DD'99, 1, pp. 127-133, (1999)
[10]  
Cheremisinov D.I., VHDL Transformation for synthesis logic optimization process, Proc. 2nd Int. Conf. on Digital Information Processing and Control in Extreme Situations, 1, pp. 190-194, (2000)