Real-time multi-task diffractive deep neural networks via hardware-software co-design

被引:0
作者
Yingjie Li
Ruiyang Chen
Berardi Sensale-Rodriguez
Weilu Gao
Cunxi Yu
机构
[1] University of Utah,Electrical and Computer Engineering Department
来源
Scientific Reports | / 11卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Deep neural networks (DNNs) have substantial computational requirements, which greatly limit their performance in resource-constrained environments. Recently, there are increasing efforts on optical neural networks and optical computing based DNNs hardware, which bring significant advantages for deep learning systems in terms of their power efficiency, parallelism and computational speed. Among them, free-space diffractive deep neural networks (D2NNs) based on the light diffraction, feature millions of neurons in each layer interconnected with neurons in neighboring layers. However, due to the challenge of implementing reconfigurability, deploying different DNNs algorithms requires re-building and duplicating the physical diffractive systems, which significantly degrades the hardware efficiency in practical application scenarios. Thus, this work proposes a novel hardware-software co-design method that enables first-of-its-like real-time multi-task learning in D22NNs that automatically recognizes which task is being deployed in real-time. Our experimental results demonstrate significant improvements in versatility, hardware efficiency, and also demonstrate and quantify the robustness of proposed multi-task D2NN architecture under wide noise ranges of all system components. In addition, we propose a domain-specific regularization algorithm for training the proposed multi-task architecture, which can be used to flexibly adjust the desired performance for each task.
引用
收藏
相关论文
共 137 条
  • [1] LeCun Y(2015)Deep learning Nature 521 436-444
  • [2] Bengio Y(2020)Improved protein structure prediction using potentials from deep learning Nature 577 706-710
  • [3] Hinton G(2017)Mastering the game of go without human knowledge Nature 550 354-359
  • [4] Senior AW(2011)A highly dense, low power, programmable analog vector-matrix multiplier: The fpaa implementation IEEE J. Emerg. Select. Top. Circ. Syst. 1 403-411
  • [5] Evans R(2018)An always-on IEEE J. Solid State Circ. 54 158-172
  • [6] Jumper J(2016) cifar-10 mixed-signal binary cnn processor with all memory on chip in 28-nm cmos ACM SIGARCH Comput. Arch. News 44 255-266
  • [7] Kirkpatrick J(2018)Redeye: Analog convnet image sensor architecture for continuous mobile vision Nat. Electron. 1 137-145
  • [8] Sifre L(2018)Fully memristive neural networks for pattern classification with unsupervised learning Nat. Commun. 9 1-12
  • [9] Green T(2018)Neuromorphic computing with multi-memristive synapses Adv. Mater. 30 1705914-2738
  • [10] Qin C(2018)Memristor-based analog computation and neural network classification with a dot product engine IEEE Trans. Circ. Syst. I Regul. Pap. 65 2726-108