Cache Aware Pre-Runtime Scheduling

被引:0
|
作者
Daniel Kästner
Stephan Thesing
机构
[1] Universität des Saarlandes,Fachbereich Informatik
来源
Real-Time Systems | 1999年 / 17卷
关键词
Hard real-time; scheduling; cache; abstract interpretation;
D O I
暂无
中图分类号
学科分类号
摘要
We present a novel pre-runtime scheduling method for uniprocessors which precisely takes the effects of task switching on the processor cache into consideration. Tasks are modelled as a sequence of non preemptable segments with precedence constraints. The cache behavior of each task segment is statically determined by abstract interpretation. For the sake of efficiency, the scheduling algorithm uses a heuristically guided search strategy. Each time a new task segment is added to a partial schedule, its worst case execution time is calculated based on the cache state at the end of the preceding partial schedule.
引用
收藏
页码:235 / 256
页数:21
相关论文
共 50 条
  • [1] Cache aware pre-runtime scheduling
    Kästner, D
    Thesing, S
    REAL-TIME SYSTEMS, 1999, 17 (2-3) : 235 - 256
  • [2] Pre-runtime scheduling considering timing and energy constraints in embedded systems with multiple processors
    Tavares, Eduardo
    Oliveira, Meuse, Jr.
    Maciel, Paulo
    Souza, Bruno
    Neto, Silvino
    Barreto, Raimundo
    Freitas, Romulo
    Custodio, Marcelo
    FROM MODEL-DRIVEN DESIGN TO RESOURCE MANAGEMENT FOR DISTRIBUTED EMBEDDED SYSTEMS, 2006, 225 : 255 - +
  • [3] An optimisation approach for pre-runtime scheduling of tasks and communication in an integrated modular avionic system
    Blikstad, Mathias
    Karlsson, Emil
    Loow, Tomas
    Ronnberg, Elina
    OPTIMIZATION AND ENGINEERING, 2018, 19 (04) : 977 - 1004
  • [4] An optimisation approach for pre-runtime scheduling of tasks and communication in an integrated modular avionic system
    Mathias Blikstad
    Emil Karlsson
    Tomas Lööw
    Elina Rönnberg
    Optimization and Engineering, 2018, 19 : 977 - 1004
  • [5] Reducing Cache Coherence Traffic with Hierarchical Directory Cache and NUMA-Aware Runtime Scheduling
    Caheny, Paul
    Casas, Marc
    Moreto, Miguel
    Gloaguen, Herve
    Saintes, Maxime
    Ayguade, Eduard
    Labarta, Jesus
    Valero, Mateo
    2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), 2016, : 275 - 286
  • [6] An approach for pre-runtime scheduling in embedded hard real-time systems with power constraints
    Tavares, E
    Barreto, R
    Oliveira, M
    Maciel, P
    Neves, M
    Lima, R
    16TH SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, PROCEEDINGS, 2004, : 188 - 195
  • [7] A Hierarchical Pre-runtime Scheduling for Hard Real-Time Systems Considering Fault-Tolerance
    Tavares, Eduardo
    Maciel, Paulo
    Sousa, Erica
    Nogueira, Bruno
    Amorim, Leonardo
    Lira, Victor
    PROCEEDINGS 2012 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC), 2012, : 1207 - 1212
  • [8] Balancing Cobot Productivity and Longevity Through Pre-Runtime Developer Feedback
    Kolvig-Raun, Emil Stubbe
    Hviid, Jakob
    Kjaergaard, Mikkel Baun
    Brorsen, Ralph
    Jacob, Peter
    IEEE ROBOTICS AND AUTOMATION LETTERS, 2025, 10 (02): : 1617 - 1624
  • [9] Runtime-aware adaptive scheduling in stream processing
    Liu, Yuan
    Shi, Xuanhua
    Jin, Hai
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2016, 28 (14): : 3830 - 3843
  • [10] Reducing Cache Coherence Traffic with a NUMA-Aware Runtime Approach
    Caheny, Paul
    Alvarez, Lluc
    Derradji, Said
    Valero, Mateo
    Moreto, Miquel
    Casas, Marc
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2018, 29 (05) : 1174 - 1187