A 24-GHz power amplifier with Psat of 15.9 dBm and PAE of 14.6 % using standard 0.18 μm CMOS technology

被引:0
作者
Yo-Sheng Lin
Jing-Ning Chang
机构
[1] National Chi Nan University,Department of Electrical Engineering
来源
Analog Integrated Circuits and Signal Processing | 2014年 / 79卷
关键词
CMOS; 24 GHz; Power amplifier; Saturated output power; Power added efficiency;
D O I
暂无
中图分类号
学科分类号
摘要
A 24 GHz power amplifier for direct-conversion transceiver using standard 0.18 μm CMOS technology is reported. The three-stage power amplifier comprises two cascaded cascode stages for high power gain, followed by a common-source stage for high power linearity. To increase the saturated output power (Psat) and power-added efficiency (PAE), the output stage adopts a Wilkinson-power-divider- and combiner-based two-way power dividing and combining architecture. The power amplifier consumes 163.8 mW and achieves power gain (S21) of 22.8 dB at 24 GHz. The corresponding 3-dB bandwidth of S21 is 4.2 GHz, from 22.7 to 26.9 GHz. At 24 GHz, the power amplifier achieves Psat of 15.9 dBm and maximum PAE of 14.6 %, an excellent result for a 24 GHz CMOS power amplifier. In addition, the measured output 1-dB compression point (OP1dB) is 7 dBm at 24 GHz. These results demonstrate the proposed power amplifier architecture is very promising for 24 GHz short-range communication system applications.
引用
收藏
页码:427 / 435
页数:8
相关论文
共 38 条
[1]  
Gresham I(2004)Ultra-wideband radar sensors for short-range vehicular applications IEEE Transactions on Microwave Theory and Techniques 52 2105-2122
[2]  
Jenkins A(2009)A 22–29-GHz UWB pulse-radar receiver front-end in 0.18-μm CMOS IEEE Transactions on Microwave Theory and Techniques 57 1903-1914
[3]  
Egri R(2010)A 60 GHz phase shifter integrated With LNA and PA in 65 nm CMOS for phased array systems IEEE Journal of Solid-State Circuits 45 1698-1709
[4]  
Eswarappa C(2012)Design and analysis of a 21 ~ 29 GHz ultra-wideband receiver front-end in 0.18 μm CMOS technology IEEE Microwave Theory and Techniques 60 2590-2604
[5]  
Kinayman N(1992)A new criterion for linear 2-port stability using a single geometrically derived parameter IEEE Transactions on Microwave Theory and Techniques 40 303-311
[6]  
Jain N(2005)A 2.17 dB NF, 5 GHz band monolithic CMOS LNA with 10 mW DC power consumption IEEE Transactions Microwave Theory and Technique 53 813-824
[7]  
Anderson R(2006)Micromachined CMOS LNA and VCO by CMOS compatible ICP deep trench technology IEEE Transactions on Microwave Theory and Techniques 54 580-588
[8]  
Kolak F(undefined)undefined undefined undefined undefined-undefined
[9]  
Wohlert R(undefined)undefined undefined undefined undefined-undefined
[10]  
Bawell SP(undefined)undefined undefined undefined undefined-undefined