共 50 条
[1]
Kinget PR(2005)Device mismatch and tradeoffs in the design of analog circuits IEEE Journal of Solid-State Circuits 40 1212-1224
[2]
Kuo PY(2012)An efficient method for evaluating analog circuit performance bounds under process variations IEEE Transactions on Circuits and Systems II 59 351-355
[3]
Saibua S(2010)Fast Monte Carlo estimation of timing yield with importance sampling and transistor-level circuit simulation IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 29 1328-1341
[4]
Huang G(1999)Modified latin hypercube sampling Monte Carlo estimation for average quality index Analog Integrated Circuits and Signal Processing 19 87-98
[5]
Zhou D(2010)Why quasi-Monte Carlo is better than Monte Carlo or latin hypercube sampling for statistical circuit analysis IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 29 1763-1776
[6]
Bayrakci AA(2008)Stochastic formulation of SPICE-type electronic circuit simulation with polynomial chaos ACM Transactions on Modeling and Computer Simulation 18 1-23
[7]
Demir A(2006)A trajectory piecewise-linear approach to model order reduction and fast simulation of nonlinear circuits and micromachined devices IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 22 155-170
[8]
Tasiran S(2008)General-purpose nonlinear model-order reduction using piecewise-polynomial representations IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 27 649-654
[9]
Keramat M(2013)Stochastic testing method for transistor-level uncertainty quantification based on generalized polynomial chaos IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 32 1533-1545
[10]
Kielbasa R(2015)Enabling high-dimensional hierarchical uncertainty quantification by ANOVA and tensor-train decomposition IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 34 63-76