A Wired-AND Current-Mode Logic Circuit Technique in CMOS for Low-Voltage, High-Speed and Mixed-Signal VLSIC

被引:0
作者
Ismail Enis Ungan
Murat Acskar
机构
[1] VLSI Design Center of TUBITAK BILTEN,
来源
Analog Integrated Circuits and Signal Processing | 1997年 / 14卷
关键词
Analog logic; current-mode; wired-logic; low-voltage; high-speed; low-power; mixed-signal;
D O I
暂无
中图分类号
学科分类号
摘要
A wired-AND current-mode logic (WCML) circuit techniquein CMOS technology for low-voltage and high-speed VLSI circuitsis proposed, and a WCML cell library is developed using standard0.8 micron CMOS process. The proposed WCML technique appliesthe analog circuit design methodologies to the digital circuitdesign. The input and output logic signals are represented bycurrent quantities. The supply current of the logic circuitis adjustable for the required logic speed and the switchingnoise level. The noise is reduced on the power supply lines andin the substrate by the current-steering technique and by thesmooth swing of the reduced node potentials. Precise analogcircuits and fast digital circuits can be integrated on the samesilicon substrate by using the low noise property of the WCML.It is shown by the simulations that at low supply voltages, theWCML is faster and generates less switching noise when comparedto the static-CMOS logic. At high speeds, the power dissipationof the WCML is less than that of the static-CMOS logic.
引用
收藏
页码:59 / 70
页数:11
相关论文
共 28 条
[1]  
Kup B. M. J.(1991)A bit-stream digital-to-analog converter with 18-b resolution IEEE Journal of Solid State Circuits 26 1757-1763
[2]  
Dijkmans E. C.(1985)The Design of High-Performance Analog Circuits on Digital CMOS Chips IEEE Journal of Solid State Circuits 20 657-665
[3]  
Naus P. J. A.(1993)Folded Source-Coupled Logic vs. CMOS Static Logic for Low-Noise Mixed-Signal ICs IEEE Trans. on Circuits and Systems I 40 553-563
[4]  
Sneep J.(1991)Current-Mode Techniques for High-Speed VLSI Circuits with Application to Current Sense Amplifier for CMOS SRAM's IEEE Journal of Solid State Circuits 26 525-535
[5]  
Vittoz E. A.(1995)Design Principles for Low-Voltage Low-Power Analog Integrated Circuits Analog Integrated Circuits and Signal Processing 8 115-120
[6]  
Allstot D. J.(1990)A 30-MHz Hybrid Analog/Digital Clock Recovery Circuit in 2-μm CMOS IEEE Journal of Solid State Circuits 25 1385-1394
[7]  
Chee SH.(1983)Properties of Wired Logic IEEE Trans. on Computers 35 550-563
[8]  
Kiaci S.(1972)Merged-Transistor Logic (MTL)—A Low-Cost Bipolar Logic Concept IEEE Journal of Solid State Circuits 7 340-346
[9]  
Shrivastawa M.(1972)Integrated Injection Logic: A New Approach to LSI IEEE Journal of Solid State Circuits 7 346-351
[10]  
Seevinck E.(1987)The Analysis and Design of CMOS Multidrain Logic and Stacked Multidrain Logic IEEE Journal of Solid State Circuits 22 47-56