Parallel realization of the Reed–Solomon codes (255, 255 – 2t) was considered, and a parallel SIMD decoding architecture was proposed. Numerical modeling demonstrates that architectures of this kind are promising for acceleration of decoding in the digital communication systems.