共 76 条
- [1] Saeidi A(2016)Double-gate negative-capacitance MOSFET with PZT gate-stack on ultra thin body SOI: an experimentally calibrated simulation study of device performance IEEE Trans. Electron Devices 63 4678-4684
- [2] Jazaeri F(2018)Body effects on the tuning RF performance of PD SOI technology using four-port network IEEE Electron Device Lett. 39 795-798
- [3] Stolichnov I(1999)Fully-depleted SOI CMOS technology for low-voltage low-power mixed digital/analog/microwave circuits Analog Integr. Circuits Signal Process. 21 213-228
- [4] Ionescu AM(2020)Improvement of nanoscale SOI MOSFET heating effects by vertical Gaussian drain-source doping region SILICON 13 645-3134
- [5] Lu K(2006)CMOS-compatible SOI MESFETs with high breakdown voltage IEEE Trans. Electron Devices 53 3129-67
- [6] Dong Y(2021)Scattering mechanisms in β-Ga2O3 junctionless SOI MOSFET: investigation of electron mobility and short channel effects Mater. Today Commun. 26 53-155
- [7] Yang W(2020)Investigation of short channel effects in SOI MOSFET with 20 nm channel length by a β-Ga ECS J. Solid State Sci. Technol. 9 150-4218
- [8] Guo Y(2021)O Microelectron. J. 116 4213-425
- [9] Flandre D(2021) layer Int. J. RF Microw. Comput. Eng. 90 419-201
- [10] Madadi D(2016)Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes Superlattices Microstruct. 15 196-9683