An embedded β-Ga2O3 layer in a SOI-LDMOS to improve breakdown voltage

被引:0
作者
Farshad Gholipour
Ali A. Orouji
Dariush Madadi
机构
[1] Semnan University,Electrical Engineering Department
来源
Journal of Computational Electronics | 2022年 / 21卷
关键词
SOI-LDMOS; Breakdown voltage; Ultra-wide bandgap; β-Ga; O; Figure of merit; ON-resistance;
D O I
暂无
中图分类号
学科分类号
摘要
In this work, we present a novel silicon-on-insulator (SOI) laterally diffused metal–oxide–semiconductor (LDMOS) using β-Ga2O3 material (β-SOI-LDMOS) as a wide-bandgap material for enhancing breakdown voltage. Because of the embedded gallium oxide in the drift side, the distribution of the electric field of the β-SOI-LDMOS is altered, and the depletion region changes. The properties of β-SOI-LDMOS including breakdown voltage (BV), ON-resistance (RON), figure of merit, and floating body and self-heating effects are compared with a conventional SOI-LDMOS (C-SOI-LDMOS). The primary goal in this work is to use an ultra-wide-bandgap material between the gate and drain area on the critical side. The proposed structure shows promising results compared to the C-SOI-LDMOS, and the BV of the β-SOI-LDMOS is increased to 1202 V as compared with 73 V for the conventional LDMOS structure. The proposed β-Ga2O3 MOSFET exhibits saturation drain current of 37 mA/mm, with low specific RON of 4.7 mΩ cm2 and a figure of merit (VBR2/RON) of 30.7 MW/cm2.
引用
收藏
页码:206 / 213
页数:7
相关论文
共 76 条
  • [1] Saeidi A(2016)Double-gate negative-capacitance MOSFET with PZT gate-stack on ultra thin body SOI: an experimentally calibrated simulation study of device performance IEEE Trans. Electron Devices 63 4678-4684
  • [2] Jazaeri F(2018)Body effects on the tuning RF performance of PD SOI technology using four-port network IEEE Electron Device Lett. 39 795-798
  • [3] Stolichnov I(1999)Fully-depleted SOI CMOS technology for low-voltage low-power mixed digital/analog/microwave circuits Analog Integr. Circuits Signal Process. 21 213-228
  • [4] Ionescu AM(2020)Improvement of nanoscale SOI MOSFET heating effects by vertical Gaussian drain-source doping region SILICON 13 645-3134
  • [5] Lu K(2006)CMOS-compatible SOI MESFETs with high breakdown voltage IEEE Trans. Electron Devices 53 3129-67
  • [6] Dong Y(2021)Scattering mechanisms in β-Ga2O3 junctionless SOI MOSFET: investigation of electron mobility and short channel effects Mater. Today Commun. 26 53-155
  • [7] Yang W(2020)Investigation of short channel effects in SOI MOSFET with 20 nm channel length by a β-Ga ECS J. Solid State Sci. Technol. 9 150-4218
  • [8] Guo Y(2021)O Microelectron. J. 116 4213-425
  • [9] Flandre D(2021) layer Int. J. RF Microw. Comput. Eng. 90 419-201
  • [10] Madadi D(2016)Characterization and optimization of junctionless gate-all-around vertically stacked nanowire FETs for sub-5 nm technology nodes Superlattices Microstruct. 15 196-9683