A three-stage class AB operational amplifier with enhanced slew rate for switched-capacitor circuits

被引：0
作者：
Sajad Golabi
Mohammad Yavari
机构：
[1] Amirkabir University of Technology (Tehran Polytechnic),Integrated Circuits Design Laboratory, Department of Electrical Engineering
来源：
Analog Integrated Circuits and Signal Processing | 2015年 / 83卷
关键词：
Class AB operation; Three-stage OTAs; Nested Miller compensation; Slew rate; Fast settling; Switched-capacitor circuits;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
In this paper, a three-stage class AB operational transconductance amplifier (OTA) with large slew rate is presented. The reversed nested Miller compensation technique is used to stabilize the proposed OTA, allowing the slew rate enhancement to be achieved by using class AB input and output stages. A flipped-voltage follower cell in the first stage in combination with a switched-capacitor level shifter in the last stage are utilized to implement the class AB operation. Circuit level simulation results are provided using HSPICE and a 90 nm CMOS technology which show 306 % enhancement in the large-signal FoM with approximately the same power dissipation compared to the class A OTA. The achieved settling time with 0.02 % accuracy for the proposed class AB and conventional class A OTAs are 7.5 and 15.3 ns, respectively.
引用
收藏
页码：111 / 118
页数：7
相关论文
共 48 条
[1]  
Kim Y-J(2012)A 10-b 120-MS/s 45 nm CMOS ADC using a re-configurable three-stage switched amplifier Analog Integrated Circuits and Signal Processing 72 75-87
[2]  
Lee S-H(2010)Active-feedback single Miller capacitor frequency compensation techniques for three-stage amplifiers Journal of Circuits, Systems, and Computers 19 1381-1398
[3]  
Yavari M(2012)Cross feedforward cascode compensation for low-power three-stage amplifier with large capacitive load IEEE Journal of Solid-State Circuits 47 2227-2234
[4]  
Siong CS(2013)A 0.016-mm IEEE Journal of Solid-State Circuits 48 527-540
[5]  
Kwong CP(2013) 144-µW three-stage amplifier capable of driving 1–15 nF capacitive load with > 0.95-MHz GBW Analog Integrated Circuits and Signal Processing 75 329-333
[6]  
Zushu Y(2007)A dynamic zero frequency compensation for 3 A NMOS ultra-low dropout regulator IEEE Transactions of Circuits and Systems-I: Regular Papers 54 933-940
[7]  
Pui-In M(2008)Design procedures for three-stage CMOS OTAs with nested-Miller compensation IEEE Transactions on Circuits and Systems-II: Express Briefs 55 1-5
[8]  
Law M(2009)Design procedure for settling time minimization in three-stage nested-Miller amplifiers IEEE Transactions on Circuits and Systems-I: Regular Papers 56 2569-2582
[9]  
Martins RP(2010)Settling time optimization for three-stage CMOS amplifier topologies IEEE Transactions on Circuits and Systems-I: Regular Papers 57 1244-1254
[10]  
Dai G(2011)The design of fast-settling three-stage amplifiers using the open-loop damping factor as a design parameter IEICE Transactions on Fundamentals E94-A 639-645
12345