Estimation of BIST Resources During High-Level Synthesis

被引:0
|
作者
Ishwar Parulkar
Sandeep K. Gupta
Melvin A. Breuer
机构
[1] Sun Microsystems,Department of Electrical Engineering—Systems
[2] Inc.,undefined
[3] University of Southern California,undefined
来源
关键词
built-in self-test; high-level synthesis; estimation;
D O I
暂无
中图分类号
学科分类号
摘要
Lower bound estimations of functional resources at various stages of high-level synthesis have been developed to guide synthesis algorithms toward optimal solutions. In this paper we present lower bounds on the number of test resources (i.e., registers that generate pseudo-random test patterns and/or compress test responses) required to test a synthesized data path using built-in self-test (BIST). The bounds on different types of test resources are proved to be individually achievable and experiments show that in most cases the bounds can be achieved simultaneously and with minimum number of functional registers. Efficient ways of computing the lower bounds are developed. The estimations are performed on scheduled data flow graphs with a given module assignment and provide a practical way of selecting or modifying module assignments and schedules such that the resulting synthesized data path requires a small number of BIST resources to test itself.
引用
收藏
页码:221 / 237
页数:16
相关论文
共 50 条
  • [21] High-level power estimation of FPGA
    Abdelli, Nabil
    Fouilliart, A-M
    Julien, Nathalie
    Senn, Eric
    2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 925 - +
  • [22] Validating High-Level Synthesis
    Kundu, Sudipta
    Lerner, Sorin
    Gupta, Rajesh
    COMPUTER AIDED VERIFICATION, 2008, 5123 : 459 - 472
  • [23] OPTIMIZATIONS IN HIGH-LEVEL SYNTHESIS
    ROSENSTIEL, W
    MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 347 - 352
  • [24] ALGORITHMS FOR HIGH-LEVEL SYNTHESIS
    PAULIN, PG
    KNIGHT, JP
    IEEE DESIGN & TEST OF COMPUTERS, 1989, 6 (06): : 18 - 31
  • [25] Introduction to high-level synthesis
    Gajski, Daniel D.
    Ramachandran, Loganath
    IEEE Design and Test of Computers, 1600, 11 (04): : 44 - 54
  • [26] HIGH-LEVEL SYNTHESIS - A TUTORIAL
    WU, ACH
    LIN, YL
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1995, E78D (03) : 209 - 218
  • [27] Formal Verification of Optimizing Transformations during High-level Synthesis
    Chouksey, Ramanuj
    Karfa, Chandan
    Bhaduri, Purandar
    PROCEEDINGS OF THE 12TH INNOVATIONS ON SOFTWARE ENGINEERING CONFERENCE (ISEC), 2019,
  • [28] INTRODUCTION TO HIGH-LEVEL SYNTHESIS
    GAJSKI, DD
    RAMACHANDRAN, L
    IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (04): : 44 - 54
  • [29] Incremental High-Level Synthesis
    Lavagno, Luciano
    Kondratyev, Alex
    Watanabe, Yosinori
    Zhu, Qiang
    Fujii, Mototsugu
    Tatesawa, Mitsuru
    Nakayama, Noriyasu
    2010 15TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2010), 2010, : 693 - 698
  • [30] An Introduction to High-Level Synthesis
    Coussy, Philippe
    Meredith, Michael
    Gajski, Daniel D.
    Takach, Andres
    IEEE DESIGN & TEST OF COMPUTERS, 2009, 26 (04): : 8 - 17