Estimation of BIST Resources During High-Level Synthesis

被引:0
|
作者
Ishwar Parulkar
Sandeep K. Gupta
Melvin A. Breuer
机构
[1] Sun Microsystems,Department of Electrical Engineering—Systems
[2] Inc.,undefined
[3] University of Southern California,undefined
来源
关键词
built-in self-test; high-level synthesis; estimation;
D O I
暂无
中图分类号
学科分类号
摘要
Lower bound estimations of functional resources at various stages of high-level synthesis have been developed to guide synthesis algorithms toward optimal solutions. In this paper we present lower bounds on the number of test resources (i.e., registers that generate pseudo-random test patterns and/or compress test responses) required to test a synthesized data path using built-in self-test (BIST). The bounds on different types of test resources are proved to be individually achievable and experiments show that in most cases the bounds can be achieved simultaneously and with minimum number of functional registers. Efficient ways of computing the lower bounds are developed. The estimations are performed on scheduled data flow graphs with a given module assignment and provide a practical way of selecting or modifying module assignments and schedules such that the resulting synthesized data path requires a small number of BIST resources to test itself.
引用
收藏
页码:221 / 237
页数:16
相关论文
共 50 条
  • [1] Estimation of BIST resources during high-level synthesis
    Parulkar, I
    Gupta, SK
    Breuer, MA
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 13 (03): : 221 - 237
  • [2] Lower bound estimation of hardware resources for scheduling in high-level synthesis
    Zhaoxuan Shen
    Ching Chuen Jong
    Journal of Computer Science and Technology, 2002, 17 : 718 - 730
  • [3] Lower bound estimation of hardware resources for scheduling in high-level synthesis
    Shen, ZX
    Jong, QC
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2002, 17 (06) : 718 - 730
  • [4] Estimation and consideration of interconnection delays during high-level synthesis
    Hallberg, J
    Peng, Z
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 349 - 356
  • [5] Controller estimation for FPGA target architectures during high-level synthesis
    Menn, C
    Bringmann, O
    Rosenstiel, W
    ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, 2002, : 56 - 61
  • [6] Estimating architectural resources and performance for high-level synthesis applications
    Sharma, Alok
    Jain, Rajiv
    IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993, 1 (02) : 175 - 190
  • [7] Testability improvement during high-level synthesis
    Safari, S
    Esmaeilzadeh, H
    Jahangir, AH
    ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2003, : 505 - 505
  • [8] Power Estimation Methodology for a High-Level Synthesis Framework
    Ahuja, Sumit
    Mathaikutty, Deepak A.
    Singh, Gaurav
    Stetzer, Joe
    Shukla, Sandeep K.
    Dingankar, Ajit
    ISQED 2009: PROCEEDINGS 10TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, VOLS 1 AND 2, 2009, : 541 - +
  • [9] A constructive method for data path area estimation during high-level VLSI synthesis
    Natesan, V
    Gupta, A
    Katkoori, S
    Bhatia, D
    Vemuri, R
    PROCEEDINGS OF THE ASP-DAC '97 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1997, 1996, : 509 - 515
  • [10] HIGH-LEVEL SYNTHESIS
    PAWLAK, A
    MICROPROCESSING AND MICROPROGRAMMING, 1992, 35 (1-5): : 261 - 261