FPGA-based accelerator for object detection: a comprehensive survey

被引:0
作者
Kai Zeng
Qian Ma
Jia Wen Wu
Zhe Chen
Tao Shen
Chenggang Yan
机构
[1] Kunming University of Science and Technology,Faculty of Information Engineering and Automation
[2] Kunming University of Science and Technology,Yunnan Key Laboratory of Computer Technologies Application
[3] Automation School of Hangzhou Dianzi University,undefined
来源
The Journal of Supercomputing | 2022年 / 78卷
关键词
Object detection; FPGAs; Hardware accelerators; Deep learning;
D O I
暂无
中图分类号
学科分类号
摘要
Object detection is one of the most challenging tasks in computer vision. With the advances in semiconductor devices and chip technology, hardware accelerators have been widely used. Field-programmable gate arrays (FPGAs) are a highly flexible hardware platform that allows customized reconfiguration of the integrated circuit, which has the potential to improve the efficiency of object detection accelerators. However, few reviews summarize FPGA-based object detection accelerators. Also, there is no general principle for realizing object detection according to FPGA characteristics. In this paper, the current hardware accelerators are introduced and compared. Then, the typical deep learning-based object detectors are summarized. Next, the questions of “Why choose FPGA,” “The design goals of FPGA accelerators” and “The design methods for FPGA accelerators” are discussed in detail. Finally, the challenges of object detection algorithms, hardware, and co-design are presented. In addition, an online platform (https://github.com/vivian13maker/) is constructed to provide specific information on all advanced works.
引用
收藏
页码:14096 / 14136
页数:40
相关论文
共 228 条
[41]  
Corbera F(2015)Spatial pyramid pooling in deep convolutional networks for visual recognition IEEE Trans Pattern Anal Mach Intell 37 318-94317
[42]  
Fernández-Madrigal J(2020)Focal loss for dense object detection IEEE Trans Pattern Anal Mach Intell 42 303-105471
[43]  
Asenjo R(2009)The pascal visual object classes (voc) challenge Int J Computer Vision 88 116569-83
[44]  
Hao X(2020)Sparse-yolo: hardware/software co-design of an fpga accelerator for yolov2 IEEE Access 8 94307-116
[45]  
Zhang G(2020)A power-efficient optimizing framework fpga accelerator based on winograd for yolo IEEE Access 8 105455-10
[46]  
Ma S(2020)A novel fpga accelerator design for real-time and ultra-low power deep convolutional neural networks compared with titan x gpu IEEE Access 8 71-undefined
[47]  
Goodfellow I(2021)A new multi-scroll chua’s circuit with composite hyperbolic tangent-cubic nonlinearity: Complex dynamics, hardware implementation and image encryption application Integration 81 108-undefined
[48]  
Bengio Y(2019)A robust and fixed-time zeroing neural dynamics for computing time-variant nonlinear equation using a novel nonlinear activation function Neurocomputing 350 1-undefined
[49]  
Courville AC(2021)Pseudorandom number generator based on a 5d hyperchaotic four-wing memristive system and its fpga implementation Eur Phys J-special Topics 65 21-undefined
[50]  
Kyrkou C(2017)Placid: a platform for fpga-based accelerator creation for dcnns ACM Trans Multim Comput Commun Appl 13 undefined-undefined