Mechanically Flexible and High-Performance CMOS Logic Circuits

被引:0
|
作者
Wataru Honda
Takayuki Arie
Seiji Akita
Kuniharu Takei
机构
[1] Osaka Prefecture University,Department of Physics and Electronics
来源
Scientific Reports | / 5卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Low-power flexible logic circuits are key components required by the next generation of flexible electronic devices. For stable device operation, such components require a high degree of mechanical flexibility and reliability. Here, the mechanical properties of low-power flexible complementary metal–oxide–semiconductor (CMOS) logic circuits including inverter, NAND and NOR are investigated. To fabricate CMOS circuits on flexible polyimide substrates, carbon nanotube (CNT) network films are used for p-type transistors, whereas amorphous InGaZnO films are used for the n-type transistors. The power consumption and voltage gain of CMOS inverters are <500 pW/mm at Vin = 0 V (<7.5 nW/mm at Vin = 5 V) and >45, respectively. Importantly, bending of the substrate is not found to cause significant changes in the device characteristics. This is also observed to be the case for more complex flexible NAND and NOR logic circuits for bending states with a curvature radius of 2.6 mm. The mechanical stability of these CMOS logic circuits makes them ideal candidates for use in flexible integrated devices.
引用
收藏
相关论文
共 50 条
  • [1] Mechanically Flexible and High-Performance CMOS Logic Circuits
    Honda, Wataru
    Arie, Takayuki
    Akita, Seiji
    Takei, Kuniharu
    SCIENTIFIC REPORTS, 2015, 5
  • [2] AUTOMATIC TRANSISTOR SIZING IN HIGH-PERFORMANCE CMOS LOGIC-CIRCUITS
    HOPPE, B
    NEUENDORF, G
    SCHMITTLANDSIEDEL, D
    VLSI AND COMPUTER PERIPHERALS: VLSI AND MICROELECTRONIC APPLICATIONS IN INTELLIGENT PERIPHERALS AND THEIR INTERCONNECTION NETWORKS, 1989, : E25 - E27
  • [3] NCMOS - A HIGH-PERFORMANCE CMOS LOGIC
    KUMAR, R
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (05) : 631 - 633
  • [4] Pseudo-footless CMOS domino logic circuits for high-performance VLSI designs
    Wang, JS
    Shieh, SJ
    Yeh, C
    Yeh, YH
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 401 - 404
  • [5] ACMOS - AN ADAPTIVE CMOS HIGH-PERFORMANCE LOGIC
    KUMAR, R
    ELECTRONICS LETTERS, 1994, 30 (06) : 483 - 484
  • [6] A HIGH-PERFORMANCE MASTER CHIP FOR LOGIC CIRCUITS
    CHEN, CY
    FEINBERG, I
    LANGDON, JL
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1968, ED15 (06) : 410 - &
  • [7] Integrated circuits and manufacturing - High performance CMOS logic technologies
    Moussavi, M.
    Grider, T.
    Technical Digest - International Electron Devices Meeting, 2000,
  • [8] HIGH-PERFORMANCE CMOS/SOS CIRCUITS IN SPEAR MATERIAL
    MAYER, DC
    LEE, A
    KRAMER, AR
    MILLER, KD
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) : 318 - 321
  • [9] Phase-mode circuits for high-performance logic
    Onomi, T
    Mizugaki, Y
    Satoh, H
    Yamashita, T
    Nakajima, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1998, E81C (10) : 1608 - 1617
  • [10] Phase-mode circuits for high-performance logic
    Tohoku Univ, Sendai-shi, Japan
    IEICE Trans Electron, 10 (1608-1617):