共 10 条
[1]
Holzmann G.(May 1997)The Model Checker SPIN IEEE Transactions On Software Engineering. 23 279-295
[2]
Fallah F.(August 2001)Functional Vector Generation for HDL Models Using Linear Programming and Boolean Satisfiability IEEE Transactions of Computer-Aided Design of Integrated Circuits and Systems. 20 528-533
[3]
Nevadas S.(January 1998)Abstraction Techniques for Validation Coverage Analysis and Test Generation IEEE Transaction on Computer. 47 2-14
[4]
Keutzer K.(August 2003)Raising the Level of Abstraction Reduces Verification for System on Chip The Synopsys Verification Avenue Technical Bulletin. 3 15-20
[5]
Moundanos D.(August 2003)Complex Instruction and Software Library Mapping for Embedded Software Using Symbolic Algebra IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 22 964-975
[6]
Abraham J.(undefined)undefined undefined undefined undefined-undefined
[7]
Schutten R.(undefined)undefined undefined undefined undefined-undefined
[8]
Peymandoust A.(undefined)undefined undefined undefined undefined-undefined
[9]
Simunic T.(undefined)undefined undefined undefined undefined-undefined
[10]
De Micheli G.(undefined)undefined undefined undefined undefined-undefined