Investigation of the Electrical Parameters in a Partially Extended Ge-Source Double-Gate Tunnel Field-Effect Transistor (DG-TFET)

被引:0
作者
Omendra Kr Singh
Vaithiyanathan Dhandapani
Baljit Kaur
机构
[1] National Institute of Technology,
来源
Journal of Electronic Materials | 2024年 / 53卷
关键词
Ambipolarity; band-to-band tunneling (BTBT); linearity; tunnel field-effect transistor (TFET); temperature (; );
D O I
暂无
中图分类号
学科分类号
摘要
A partially extended germanium-source double-gate tunnel field-effect transistor (PEGeDG-TFET) utilizes line and point tunneling phenomena to achieve low ambipolar current and high ON-state current. These advantages are accompanied by an exceptionally low OFF-state current (IOFF) and subthreshold swing with resilience against short-channel effects. However, PEGeDG-TFETs face challenges in terms of large variations in IOFF and changes in electrical characteristics with temperature due to the change in the bandgap of semiconductor material. In this article, we explore the temperature-associated variations of a PEGeDG-TFET under the influence of interface trap charges (ITCs) for reliability assessment. Results revealed that the Shockley–Read–Hall phenomenon is dominant at lower gate bias voltage, leading to IOFF degeneration at high temperature. The band-to-band tunneling (BTBT) phenomenon experiences minor variations at higher temperature and gate voltage. Additionally, at high temperature (500 K), it is discovered that the threshold voltage, cut-off frequency, gain–bandwidth product, transconductance–frequency product, intrinsic gain, and transit time decrease, thus limiting the device reliability in the avionics sector where temperatures fall below 410 K with consistent performance of analog/radio-frequency (RF) parameters. This investigation was conducted via simulations on a Silvaco ATLAS simulator considering ITCs and temperature variations.
引用
收藏
页码:2999 / 3012
页数:13
相关论文
共 93 条
[1]  
Ionescu A(2011)Tunnel field-effect transistors as energy-efficient electronic switches Nature 479 329-337
[2]  
Riel H(2017)Demonstration of a novel two source region tunnel FET IEEE Trans. Electron Devices 64 5256-5262
[3]  
Bagga N(2021)Low-K dielectric pocket and workfunction engineering for DC and analog/RF performance improvement in dual material stack gate oxide double gate TFET SILICON 13 2347-2356
[4]  
Kumar A(2022)Impact of gate overlap and underlap on analog/RF and linearity performance of dual-material gate-oxide-stack double-gate TFET Appl. Phys. A 128 955-3235
[5]  
Dasgupta S(2022)Analysis on electrical parameters including temperature and interface trap charges in gate overlap Ge source step shape double gate TFET Microelectron. J. 130 105629-3886
[6]  
Dharmender K(2019)An In0.53Ga0.47As/In0.52Al0.48As heterojunction dopingless tunnel FET with a heterogate dielectric for high performance IEEE Trans. Electron Devices 66 3229-1867
[7]  
Nigam P(2015)Controlling the drain side tunneling width to reduce ambipolar current in tunnel FETs using heterodielectric BOX IEEE Trans. Electron Devices 62 3882-715
[8]  
Verma K(2019)Large variation in temperature dependence of band-to-band tunneling current in tunnel devices IEEE Electron Device Lett. 40 1864-254
[9]  
Nigam S(2014)Fabrication and analysis of a Si/ Si IEEE Trans. Electron Devices 61 707-47
[10]  
Kumar R(2014) Ge IEEE Trans. Device Mater. Reliab. 14 245-768