共 50 条
[43]
Redundant Logic Insertion and Fault Tolerance Improvement in Combinational Circuits
[J].
2017 INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEM AND SIMULATION (ICCSS 2017),
2017,
:6-13
[44]
Fault-tolerance and Rota-Metropolis cubic logic
[J].
PARACONSISTENCY: THE LOGICAL WAY TO THE INCONSISTENT,
2002, 228
:397-409
[45]
Logic level fault tolerance approaches targeting nanoelectronics PLAs
[J].
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3,
2007,
:865-+
[46]
Using simulated fault injection for fault tolerance assessment of quantum circuits
[J].
40TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS,
2007,
:213-+
[47]
Simulations of quantum-logic operations in a quantum computer with a large number of qubits
[J].
Physical Review A - Atomic, Molecular, and Optical Physics,
2000, 61 (06)
:062305-062301
[49]
Relative Performance of Multipliers: A Fault Tolerance Perspective for Parallel FFTs
[J].
2017 6TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (TRENDS AND FUTURE DIRECTIONS) (ICRITO),
2017,
:194-198
[50]
Correction to: A new three-level fault tolerance arithmetic and logic unit based on quantum dot cellular automata
[J].
Microsystem Technologies,
2018, 24
:1307-1307