Benchmarking quantum logic operations relative to thresholds for fault tolerance

被引:0
作者
Akel Hashim
Stefan Seritan
Timothy Proctor
Kenneth Rudinger
Noah Goss
Ravi K. Naik
John Mark Kreikebaum
David I. Santiago
Irfan Siddiqi
机构
[1] University of California at Berkeley,Quantum Nanoelectronics Laboratory, Department of Physics
[2] University of California at Berkeley,Graduate Group in Applied Science and Technology
[3] Lawrence Berkeley National Lab,Computational Research Division
[4] Sandia National Laboratories,Quantum Performance Laboratory
[5] Sandia National Laboratories,Quantum Performance Laboratory
[6] Lawrence Berkeley National Lab,Materials Sciences Division
[7] Google Quantum AI,undefined
来源
npj Quantum Information | / 9卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Contemporary methods for benchmarking noisy quantum processors typically measure average error rates or process infidelities. However, thresholds for fault-tolerant quantum error correction are given in terms of worst-case error rates—defined via the diamond norm—which can differ from average error rates by orders of magnitude. One method for resolving this discrepancy is to randomize the physical implementation of quantum gates, using techniques like randomized compiling (RC). In this work, we use gate set tomography to perform precision characterization of a set of two-qubit logic gates to study RC on a superconducting quantum processor. We find that, under RC, gate errors are accurately described by a stochastic Pauli noise model without coherent errors, and that spatially correlated coherent errors and non-Markovian errors are strongly suppressed. We further show that the average and worst-case error rates are equal for randomly compiled gates, and measure a maximum worst-case error of 0.0197(3) for our gate set. Our results show that randomized benchmarks are a viable route to both verifying that a quantum processor’s error rates are below a fault-tolerance threshold, and to bounding the failure rates of near-term algorithms, if—and only if—gates are implemented via randomization methods which tailor noise.
引用
收藏
相关论文
共 50 条
[41]   Quantum Fault Tolerance in Systems with Restricted Control [J].
Fitzsimons, Joseph ;
Twamley, Jason .
ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2009, 258 (02) :35-49
[42]   COMPARATIVE CODE STUDY FOR QUANTUM FAULT TOLERANCE [J].
Cross, Andrew W. ;
Divincenzo, David P. ;
Terhal, Barbara M. .
QUANTUM INFORMATION & COMPUTATION, 2009, 9 (7-8) :541-572
[43]   Redundant Logic Insertion and Fault Tolerance Improvement in Combinational Circuits [J].
Balasubramanian, P. ;
Naayagi, R. T. .
2017 INTERNATIONAL CONFERENCE ON CIRCUITS, SYSTEM AND SIMULATION (ICCSS 2017), 2017, :6-13
[44]   Fault-tolerance and Rota-Metropolis cubic logic [J].
Mundici, D .
PARACONSISTENCY: THE LOGICAL WAY TO THE INCONSISTENT, 2002, 228 :397-409
[45]   Logic level fault tolerance approaches targeting nanoelectronics PLAs [J].
Rao, Wenjing ;
Orailoglu, Alex ;
Karri, Ramesh .
2007 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2007, :865-+
[46]   Using simulated fault injection for fault tolerance assessment of quantum circuits [J].
Boncalo, Oana ;
Udrescu, Mihai ;
Prodan, Lucian ;
Vladutiu, Mircea ;
Amaricai, Alexandru .
40TH ANNUAL SIMULATION SYMPOSIUM, PROCEEDINGS, 2007, :213-+
[47]   Simulations of quantum-logic operations in a quantum computer with a large number of qubits [J].
Berman, G.P. ;
Doolen, G.D. ;
Loápez, G.V. ;
Tsifrinovich, V.I. .
Physical Review A - Atomic, Molecular, and Optical Physics, 2000, 61 (06) :062305-062301
[48]   FTQLS: Fault-Tolerant Quantum Logic Synthesis [J].
Lin, Chia-Chun ;
Chakrabarti, Amlan ;
Jha, Niraj K. .
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (06) :1350-1363
[49]   Relative Performance of Multipliers: A Fault Tolerance Perspective for Parallel FFTs [J].
Inala, Sai Satish ;
Pushpalatha, P. .
2017 6TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (TRENDS AND FUTURE DIRECTIONS) (ICRITO), 2017, :194-198
[50]   Correction to: A new three-level fault tolerance arithmetic and logic unit based on quantum dot cellular automata [J].
Mahya Rahimpour Gadim ;
Nima Jafari Navimipour .
Microsystem Technologies, 2018, 24 :1307-1307