Design and Implementation of Image Sensor Data Capture Based on FPGA

被引：0

作者：

Krainyk Y. ^{[1
,2
]}

机构：

[1] Computer Engineering Department, Petro Mohyla Black Sea National University, 10. 68 Desantnykiv, Mykolaiv

[2] Aerotech LTD LLC, Dnipro

来源：

SN Computer Science | / 5卷 / 1期

关键词：

FPGA; Image sensor; Processing;

D O I：

10.1007/s42979-023-02433-5

中图分类号：

学科分类号：

摘要：

In this paper, the system organization for image sensor data registration is devised. The system is based on the combination of components located on the System-on-Chip (SoC) device with programmable logic capabilities. The proposed system allows the developer to capture image frame information from the camera sensor and store it in the data storage for further processing. The system is supposed to be implemented based on three components (hardware processor, programmable logic, and soft processor) of the SoC that communicate with each other. The devised architectural solution is characterized by its generality, configurability, and portability. It may be adopted to work with different sensors. The parameters of the system may be configured on the level of the source code and during runtime. The proposed system architecture was implemented on the Cyclone V hardware platform. The implementation was successfully tested with the image sensor module by capturing individual frames as well as a series of frames and storing them in the memory regions and further as files. © 2023, The Author(s), under exclusive licence to Springer Nature Singapore Pte Ltd.

引用

共 22 条

[1]

Al-Harasis R., Sababha B.H., On the design and implementation of a dual fisheye camera-based surveillance vision system, Multimed Tools Appl, 78, 16, pp. 22667-22689, (2019)

[2]

Alsuwailem A., Real-time FPGA-based image enhancement using histogram projection technique for uncooled infrared imagers, J King Saud Univ Eng Sci, 21, 1, pp. 15-21, (2009)

[3]

Amiri M., Siddiqui F.M., Kelly C., Et al., FPGA-based soft-core processors for image processing applications, J Signal Process Syst, 87, 1, pp. 139-156, (2016)

[4]

D'Souza J.M., Velpula V.V., Guruprasad K.R., Effectiveness of a camera as a UAV mounted search sensor for target detection: an experimental investigation, Int J Control Autom Syst, 19, 7, pp. 2557-2568, (2021)

[5]

Garcia P., Bhowmik D., Stewart R., Et al., Optimized memory allocation and power minimization for FPGA-based image processing, J Imaging, 5, 1, (2019)

[6]

Hajjouji I.E., Mars S., Asrih Z., Et al., A novel FPGA implementation of Hough transform for straight lane detection, Eng Sci Technol Int J, 23, 2, pp. 274-280, (2020)

[7]

Ibraheem O.W., Irwansyah A., Hagemeyer J., Et al., FPGA-based vision processing system for automatic online player tracking in indoor sports, J Signal Process Syst, 91, 7, pp. 703-729, (2018)

[8]

Kaczmarek A.L., 3d vision system for a robotic arm based on equal baseline camera array, J Intell Rob Syst, 99, 1, pp. 13-28, (2019)

[9]

Kandadai V., Sridharan M., Parvathy S.M., Et al., A comprehensive embedded solution for data acquisition and communication using FPGA, J Appl Res Technol, 15, 1, pp. 45-53, (2017)

[10]

Kumar K., Mishra R.K., Nandan D., Efficient hardware of RGB to gray conversion realized on FPGA and ASIC, Procedia Comput Sci, 171, pp. 2008-2015, (2020)

← 1 2 3 →