共 27 条
[1]
Anderson R.(1998)Model checking large software specifications IEEE Transactions on Software Engineering 24 498-520
[2]
Beame P.(1998)A formal verification environment for railway signaling design Formal Methods in System Design 12 139-162
[3]
Burns S.(1999)A visual formalism for computational tree logic Journal of Visual Languages 10 165-187
[4]
Chan W.(1998)Case study: Formal verification of a computerized railway interlocking Formal Aspects of Computing 10 338-360
[5]
Modugno F.(1998)Formal verification of a railway interlocking system using model cecking Formal Aspects of Computing 10 361-380
[6]
Notkin D.(1997)Agraphical environment for design of concurrent real-time systems ACM Transactions on Software Engineering and Methodology 6 31-79
[7]
Reese J.(undefined)undefined undefined undefined undefined-undefined
[8]
Bernardeschi C.(undefined)undefined undefined undefined undefined-undefined
[9]
Fantechi A.(undefined)undefined undefined undefined undefined-undefined
[10]
Gnesi S.(undefined)undefined undefined undefined undefined-undefined