A Novel and Efficient square root Computation Quantum Circuit for Floating-point Standard

被引:0
|
作者
Gayathri S S
R. Kumar
Majid Haghparast
Samiappan Dhanalakshmi
机构
[1] SRM Institute of Science and Technology,Department of Electronics and Communication Engineering, College of Engineering and Technology, Faculty of Engineering and Technology
[2] University of Jyväskylä,Faculty of Information Technology
来源
International Journal of Theoretical Physics | / 61卷
关键词
Quantum arithmetic circuits; T-count; T-depth; Floating-point square root; Babylonian square root; Quantum Computing; Integer division;
D O I
暂无
中图分类号
学科分类号
摘要
It is imperative that quantum computing devices perform floating-point arithmetic operations. This paper presents a circuit design for floating-point square root operations designed using classical Babylonian algorithm. The proposed Babylonian square root, is accomplished using Clifford+T operations. This work focuses on realizing the square root circuit by employing the bit Restoring and bit Non-restoring division algorithms as two different approaches. The multiplier of the proposed circuit uses an improved structure of Toom-cook 2.5 multiplier by optimizing the T-gate count of the multiplier. It is determined from the analysis that the proposed square root circuit employing slow-division algorithms results in a T-count reduction of 80.51% and 72.65% over the existing work. The proposed circuit saves a significant number of ancillary qubits, resulting in a qubit cost savings of 61.67 % When compared to the existing work.
引用
收藏
相关论文
共 50 条
  • [21] Area and performance tradeoffs in floating-point divide and square-root implementations
    Soderquist, P
    Leeser, M
    ACM COMPUTING SURVEYS, 1996, 28 (03) : 518 - 564
  • [23] Decimal floating-point square root using Newton-Raphson iteration
    Wang, LK
    Schulte, MJ
    16TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURE AND PROCESSORS, PROCEEDINGS, 2005, : 309 - 315
  • [24] DESIGN OF A STANDARD FLOATING-POINT CHIP
    TROUTMAN, WW
    DIODATO, PW
    GOKSEL, AK
    TSAY, MS
    KRAMBECK, RH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (03) : 396 - 399
  • [25] ANALYSIS OF PROPOSALS FOR THE FLOATING-POINT STANDARD
    CODY, WJ
    COMPUTER, 1981, 14 (03) : 63 - 68
  • [26] THE FVG STANDARD FLOATING-POINT EXTENSION
    DUNCAN, R
    TRACY, M
    DR DOBBS JOURNAL, 1984, 9 (09): : 110 - 115
  • [27] ADVANCING THE STANDARD IN FLOATING-POINT PERFORMANCE
    BRIGHTMAN, T
    HIGH PERFORMANCE SYSTEMS-THE MAGAZINE FOR TECHNOLOGY CHAMPIONS, 1989, 10 (11): : 59 - &
  • [28] A novel implementation of radix-4 floating-point division/square-root using comparison multiples
    Nikmehr, H.
    Phillips, B.
    Lim, C. C.
    COMPUTERS & ELECTRICAL ENGINEERING, 2010, 36 (05) : 850 - 863
  • [29] COMPILER SUPPORT FOR FLOATING-POINT COMPUTATION - REPLY
    FARNUM, C
    SOFTWARE-PRACTICE & EXPERIENCE, 1988, 18 (12): : 1194 - 1194
  • [30] Floating-point computation with just enough accuracy
    Dietz, Hank
    Dieter, Bill
    Fisher, Randy
    Chang, Kungyen
    COMPUTATIONAL SCIENCE - ICCS 2006, PT 1, PROCEEDINGS, 2006, 3991 : 226 - 233