SpExSim: assessing kernel suitability for C-based high-level hardware synthesis

被引：0
|
作者：
Julian Oppermann
Lukas Sommer
Andreas Koch
机构：
[1] Technische Universität Darmstadt,Embedded Systems and Applications Group
来源：
The Journal of Supercomputing | 2019年 / 75卷
关键词：
Reconfigurable computing; FPGA; Hardware acceleration; High-level synthesis; Estimation; Legacy code;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
We present SpExSim, a software tool for quickly surveying legacy code bases for kernels that could be accelerated by FPGA-based compute units. We specifically aim for low development effort by considering the use of C-based high-level hardware synthesis, instead of complex manual hardware designs. SpExSim not only exploits the spatially distributed model of computation commonly used on FPGAs, but can also model the effect of two different microarchitectures commonly used in C-to-hardware compilers, including pipelined architectures with modulo scheduling. The estimations have been validated against actual hardware generated by two current HLS tools.
引用
收藏
页码：4062 / 4077
页数：15
相关论文
共 50 条
  • [41] Impact of High-Level Synthesis on Reliability of Artificial Neural Network Hardware Accelerators
    Traiola, Marcello
    dos Santos, Fernando Fernandes
    Rech, Paolo
    Cazzaniga, Carlo
    Sentieys, Olivier
    Kritikakou, Angeliki
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2024, 71 (04) : 845 - 853
  • [42] Rapid Prototyping of Image Contrast Enhancement Hardware Accelerator on FPGAs Using High-Level Synthesis Tools
    Bilal, Muhammad
    Harasani, Wail Ismael
    Yang, Liang
    JORDAN JOURNAL OF ELECTRICAL ENGINEERING, 2023, 9 (03): : 322 - 337
  • [43] Hardware acceleration of support vector machine based on high level synthesis
    Wang, Hongda
    Choy, Chiu-Sing
    2018 IEEE 9TH ANNUAL INFORMATION TECHNOLOGY, ELECTRONICS AND MOBILE COMMUNICATION CONFERENCE (IEMCON), 2018, : 956 - 959
  • [44] High-Throughput FPGA-Based Hardware Accelerators for Deflate Compression and Decompression Using High-Level Synthesis
    Ledwon, Morgan
    Cockburn, Bruce F.
    Han, Jie
    IEEE ACCESS, 2020, 8 : 62207 - 62217
  • [45] High-Level Synthesis for FPGA Design Based-SLAM Application
    Abouzahir, Mohamed
    Elouardi, Abdelhafid
    Bouaziz, Samir
    Hammami, Omar
    Ali, Ismail
    2016 IEEE/ACS 13TH INTERNATIONAL CONFERENCE OF COMPUTER SYSTEMS AND APPLICATIONS (AICCSA), 2016,
  • [46] FPGA acceleration analysis of LibSVM predictors based on high-level synthesis
    Lucas Leiva
    Martín Vázquez
    Jordina Torrents-Barrena
    The Journal of Supercomputing, 2022, 78 : 14137 - 14163
  • [47] Bit-Level Optimization for High-Level Synthesis and FPGA-Based Acceleration
    Zhang, Jiyu
    Zhang, Zhiru
    Zhou, Sheng
    Tan, Mingxing
    Liu, Xianhua
    Cheng, Xu
    Gong, Jason
    FPGA 10, 2010, : 59 - 68
  • [48] A High-Level Modeling Framework for Estimating Hardware Metrics of CNN Accelerators
    Juracy, Leonardo Rezende
    Moreira, Matheus Trevisan
    Amory, Alexandre de Morais
    Hampel, Alexandre F.
    Moraes, Fernando Gehm
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 68 (11) : 4783 - 4795
  • [49] FPGA acceleration analysis of LibSVM predictors based on high-level synthesis
    Leiva, Lucas
    Vazquez, Martin
    Torrents-Barrena, Jordina
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (12) : 14137 - 14163
  • [50] Hardware-Efficient Implementation of Principal Component Analysis Using High-Level Synthesis
    Kumar, Venkata Siva K.
    Sabat, Samrat L.
    10TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTING AND COMMUNICATION TECHNOLOGIES, CONECCT 2024, 2024,
12345