DSCC-MMC STATCOM Main Circuit Parameters Design Considering Positive and Negative Sequence Compensation

被引：20

作者：

Cupertino A.F. ^{[2
,3
]}

Farias J.V.M. ^{[1
]}

Pereira H.A. ^{[1
]}

Seleme S.I., Jr. ^{[2
]}

Teodorescu R. ^{[4
]}

机构：

[1] Department of Electrical Engineering, Universidade Federal de Viçosa, Viçosa, 36570-900, MG

[2] Graduate Program in Electrical Engineering, Federal University of Minas Gerais, Av. Antônio Carlos 6627, Belo Horizonte, 31270-901, MG

[3] Department of Materials Engineering, Federal Center for Technological Education of Minas Gerais, Belo Horizonte, 30421-169, MG

[4] Department of Energy Technology, Aalborg University, Ålborg

来源：

Journal of Control, Automation and Electrical Systems | 2018年 / 29卷 / 01期

关键词：

Modular multilevel converter; Negative sequence compensation; Static synchronous compensator;

D O I：

10.1007/s40313-017-0349-4

中图分类号：

学科分类号：

摘要：

The double-star chopper cell modular multilevel converter (DSCC-MMC) has been employed in several applications as HVDC, energy storage, renewable energy, electrical drives and STATCOMs. Generally, the DSCC-MMC main circuit parameter design presented in literature considers balanced currents flowing through the converter. Nevertheless, in STATCOM application, the converter can compensate negative sequence components and unbalanced currents flow through the DSCC-MMC, resulting in different stresses in the converter phases. Therefore, this work presents a detailed design methodology of the DSCC-MMC main circuit parameters, considering both positive and negative sequence current compensations. The dc-link voltage, number of submodules, power semiconductor thermal stresses, submodule capacitance and arm inductances are designed. Expressions for the energy storage requirements are derived when negative sequence is compensated. A case study considering a 15-MVA STATCOM is presented, and simulation results validate the proposed design methodology. Finally, the converter power losses and thermal stresses in the power semiconductors are evaluated. © 2017, Brazilian Society for Automatics--SBA.

引用

页码：62 / 74

页数：12

共 26 条

[1]

Akagi H., Classification, terminology, and application of the modular multilevel cascade converter (MMCC), IEEE Transactions on Power Electronics, 26, 11, pp. 3119-3130, (2011)

[2]

Akagi H., Watanabe E.H., Aredes M., The instantaneous power theory, (2007)

[3]

Behrouzian E., Bongiorno M., Investigation of negative-sequence injection capability of cascaded H-bridge converters in star and delta configuration, IEEE Transactions on Power Electronics, 32, 2, pp. 1675-1683, (2017)

[4]

Du S., Liu J., A study on DC voltage control for chopper-cell-based modular multilevel converters in d-STATCOM application, IEEE Transactions on Power Delivery, 28, 4, pp. 2030-2038, (2013)

[5]

Fujii K., Schwarzer U., Doncker R.W.D., Comparison of hard-switched multi-level inverter topologies for statcom by loss-implemented simulation and cost estimation, 36th PESC, pp. 340-346, (2005)

[6]

Gemmell B., Dorn J., Retzmann D., Soerangr D., Prospects of multilevel vsc technologies for power transmission, Transmission and distribution conference and exposition, pp. 1-16, (2008)

[7]

Hagiwara M., Akagi H., Control and experiment of pulsewidth-modulated modular multilevel converters, IEEE Transactions on Power Electronics, 24, 7, pp. 1737-1746, (2009)

[8]

Harnefors L., Antonopoulos A., Norrga S., Angquist L., Nee H.P., Dynamic analysis of modular multilevel converters, IEEE Transactions on Industrial Electronics, 60, 7, pp. 2526-2537, (2013)

[9]

Ilves K., Antonopoulos A., Norrga S., Nee H.P., Steady-state analysis of interaction between harmonic components of arm and line quantities of modular multilevel converters, IEEE Transactions on Power Electronics, 27, 1, pp. 57-68, (2012)

[10]

Ilves K., Harnefors L., Norrga S., Nee H.P., Analysis and operation of modular multilevel converters with phase-shifted carrier pwm, IEEE Transactions on Power Electronics, 30, 1, pp. 268-283, (2015)

← 1 2 3 →