Delay Test Generation: A Hardware Perspective

被引：0
|
作者：
Jacob Savir
机构：
[1] New Jersey Institute of Technology,ECE Dept.
来源：
Journal of Electronic Testing | 1997年 / 10卷
关键词：
delay test; linear feedback shift register; cellular automata; transition test; skewed-load delay test; shift dependency; pseudo-random test;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
An important problem one faces during design of a built-in self-test(BIST) based delay test is the selection of a proper generator toapply the test vectors. This problem is due to the need of applyinga pair of patterns to detect any given delay fault. The secondvector has to be launched against the logic immediately following thefirst vector. This timing requirement places severe restrictions onthe kind of hardware suitable for the task, especially in built-inself-test applications where the generator must reside on chip.
引用
收藏
页码：245 / 254
页数：9
相关论文
共 48 条
  • [31] A cellular automata based highly accurate memory test hardware realizing March C-
    Saha, Mousumi
    Dalui, Mamata
    Sikdar, Biplab K.
    MICROELECTRONICS JOURNAL, 2016, 52 : 91 - 103
  • [32] A Fault Tolerant Test Hardware for L1 Cache Module in Tile CMPs Architecture
    Saha, Mousumi
    Gautam, Navneet Kumar
    Sikdar, Biplab K.
    2015 19TH INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AND TEST (VDAT), 2015,
  • [33] Multi- transition Delay Test for Improving the Coverage of Cell Internal Defects
    Zhang, Hong
    Liang, Huaguo
    Wang, Yue
    Li, Danqing
    Shao, Zhiwei
    Yi, Maoxiang
    Lu, Yingchun
    Huang, Zhengfeng
    IEICE ELECTRONICS EXPRESS, 2024, 21 (15): : 6 - 6
  • [34] Power-Aware Delay Test Quality Optimization for Multiple Frequency Domains
    Arslan, Baris
    Orailoglu, Alex
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (01) : 141 - 154
  • [35] Impact of PVT variation on Delay Test of Resistive Open and Resistive Bridge Defects
    Thong, Shida
    Khursheed, Saqib
    Al-Hashimi, Bashir M.
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 230 - 235
  • [36] Mixed test pattern generation using a single parallel LFSR
    Souza, C. P.
    Assis, F. M.
    Freire, R. C. S.
    2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 1114 - +
  • [37] Probabilistic Sensitization Analysis for Variation-Aware Path Delay Fault Test Evaluation
    Wagner, Marcus
    Wunderlich, Hans-Joachim
    2017 22ND IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2017,
  • [38] Critical path selection for deep sub-micron delay test and timing validation
    Liou, JJ
    Wang, LC
    Krstic, A
    Cheng, KTT
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2003, E86A (12) : 3038 - 3048
  • [39] A New Configuration Scheme for Delay Test in Non-simple LUT FPGA Designs
    Sun, Botao
    Feng, Jianhua
    Lin, Teng
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2075 - 2078
  • [40] A Cellular Automata Based Fault Tolerant Approach in Designing Test Hardware for L1 Cache Module
    Saha, Mousumi
    Sikdar, Biplab K.
    2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 497 - 502
12345