Delay Test Generation: A Hardware Perspective

被引：0
|
作者：
Jacob Savir
机构：
[1] New Jersey Institute of Technology,ECE Dept.
来源：
Journal of Electronic Testing | 1997年 / 10卷
关键词：
delay test; linear feedback shift register; cellular automata; transition test; skewed-load delay test; shift dependency; pseudo-random test;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
An important problem one faces during design of a built-in self-test(BIST) based delay test is the selection of a proper generator toapply the test vectors. This problem is due to the need of applyinga pair of patterns to detect any given delay fault. The secondvector has to be launched against the logic immediately following thefirst vector. This timing requirement places severe restrictions onthe kind of hardware suitable for the task, especially in built-inself-test applications where the generator must reside on chip.
引用
收藏
页码：245 / 254
页数：9
相关论文
共 48 条
  • [21] Selection of crosstalk-induced faults in enhanced delay test
    Li, HW
    Li, XW
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (02): : 181 - 195
  • [22] Selection of Crosstalk-Induced Faults in Enhanced Delay Test
    Huawei Li
    Xiaowei Li
    Journal of Electronic Testing, 2005, 21 : 181 - 195
  • [23] Harzard-Based ATPG for Improving Delay Test Quality
    Tieqiao Liu
    Yingbo Zhou
    Yi Liu
    Shuo Cai
    Journal of Electronic Testing, 2015, 31 : 27 - 34
  • [24] A rated-clock test method for path delay faults
    Bose, S
    Agrawal, P
    Agrawal, VD
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1998, 6 (02) : 323 - 331
  • [25] A Heuristic Path Selection Method for Small Delay Defects Test
    Foroutan, Paniz
    Kamal, Mehdi
    Navabi, Zainalabedin
    PROCEEDINGS OF THE 2014 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2014, : 252 - 257
  • [26] Hybrid Random Number Generation Architecture for Mobile Registration Controller: A Reconfigurable Hardware Realization
    Sivaraman Rethinam
    Sundararaman Rajagopalan
    John Bosco Balaguru Rayappan
    Rengarajan Amirtharajan
    Wireless Personal Communications, 2020, 115 : 239 - 266
  • [27] High Quality Pattern Generation for Delay Defects with Functional Sensitized Paths
    Hsieh, Ming-Ting
    Lu, Shun-Yen
    Liou, Jing-Jia
    KiFli, Augusli
    PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 131 - +
  • [28] Longest-path selection for delay test under process variation
    Lu, X
    Li, Z
    Qiu, WQ
    Walker, DMH
    Shi, WP
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2005, 24 (12) : 1924 - 1929
  • [29] On path-based learning and its applications in delay test and diagnosis
    Wang, LC
    Mak, TM
    Cheng, KT
    Abadir, MS
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 492 - 497
  • [30] Hybrid Random Number Generation Architecture for Mobile Registration Controller: A Reconfigurable Hardware Realization
    Rethinam, Sivaraman
    Rajagopalan, Sundararaman
    Rayappan, John Bosco Balaguru
    Amirtharajan, Rengarajan
    WIRELESS PERSONAL COMMUNICATIONS, 2020, 115 (01) : 239 - 266
12345