Delay Test Generation: A Hardware Perspective

被引：0
|
作者：
Jacob Savir
机构：
[1] New Jersey Institute of Technology,ECE Dept.
来源：
Journal of Electronic Testing | 1997年 / 10卷
关键词：
delay test; linear feedback shift register; cellular automata; transition test; skewed-load delay test; shift dependency; pseudo-random test;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
An important problem one faces during design of a built-in self-test(BIST) based delay test is the selection of a proper generator toapply the test vectors. This problem is due to the need of applyinga pair of patterns to detect any given delay fault. The secondvector has to be launched against the logic immediately following thefirst vector. This timing requirement places severe restrictions onthe kind of hardware suitable for the task, especially in built-inself-test applications where the generator must reside on chip.
引用
收藏
页码：245 / 254
页数：9
相关论文
共 48 条
  • [1] Delay test generation: A hardware perspective
    Savir, J
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (03): : 245 - 254
  • [2] LFSR generation for high test coverage and low hardware overhead
    Martinez, Antonio Leonel Hernandez
    Kursheed, Saqib
    Reddy, Sudhakar Mannapuram
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (01) : 27 - 36
  • [3] High-Level Test Synthesis With Hierarchical Test Generation for Delay-Fault Testability
    Wang, Sying-Jyan
    Yeh, Tung-Hua
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (10) : 1583 - 1596
  • [4] Observability Driven Path Generation for Delay Test Coverage Improvement in Scan Limited Circuits
    Chakraborty, Avijit
    Walker, D. M. H.
    2020 33RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), 2020,
  • [5] Incremental Computation of Delay Fault Detection Probability for Variation-Aware Test Generation
    Wagner, Marcus
    Wunderlich, Hans-Joachim
    2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014), 2014,
  • [6] A Novel IR-Drop Tolerant Transition Delay Fault Test Pattern Generation Procedure
    Ahmed, Nisar
    Tehranipoor, Mohammad
    JOURNAL OF LOW POWER ELECTRONICS, 2010, 6 (01) : 150 - 159
  • [7] Delay Test with Embedded Test Pattern Generator
    Lai, Nan-Cheng
    Wang, Sying-Jyan
    JOURNAL OF INFORMATION SCIENCE AND ENGINEERING, 2013, 29 (03) : 545 - 556
  • [8] Classification and test generation for path-delay faults using single struck-at fault tests
    Gharaybeh, MA
    Bushnell, ML
    Agrawal, VD
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 11 (01): : 55 - 67
  • [9] Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests
    Marwan A. Gharaybeh
    Michael L. Bushnell
    Vishwani D. Agrawal
    Journal of Electronic Testing, 1997, 11 : 55 - 67
  • [10] Automatic Handling of Programmable On-Product Clock Generation (OPCG) Circuitry for Low Power Aware Delay Test
    Uzzaman, Anis
    Keller, Brion
    Snethen, Tom
    Iwasaki, Kazuhiko
    Arai, Masayuki
    JOURNAL OF LOW POWER ELECTRONICS, 2009, 5 (04) : 520 - 528
12345