Performance Analysis of Charge Plasma Based Five Layered Black Phosphorus-Silicon Heterostructure Tunnel Field Effect Transistor

被引:0
作者
Prateek Kumar
Maneesha Gupta
Kunwar Singh
机构
[1] University of Delhi,Faculty of Technology
[2] Netaji Subhas University of Technology,Department of Electronics and Communication
来源
Silicon | 2020年 / 12卷
关键词
Analog parameters; Black phosphorous; Charge plasma; Distortion; Linearity; TFET;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, five layered Black Phosphorus (BP) – Silicon (Si) based Tunnel Field Effect Transistor (TFET) is used to overcome the thermionic limits faced by Metal Oxide Semiconductor Field Effect Transistor (MOSFET) and analysis of the device validates that TFET is a better alternative as nano scale transistor. To enhance the ON state current for five layered BP-Si based TFET, multi electrode (source and drain) based structure is used. For the first time, the charge plasma technique is implemented on BP. The proper work function of metal electrodes has been selected to accordingly implement the charge plasma based technique for BP and Si. Charge plasma will result in generation of electron and hole cloud depending on the work functions at source/drain electrode. Different device properties and characteristics curves viz. IDS-VGS and IDS-VDS are compared for monolayered TFET to five layered based TFET. Different analog/RF properties, as well as linear and distortion parameters of the device such as output conductance (gd), transconductance (gm), cut-off frequency (fT), third order intermodulation distortion, second and third order harmonic distortion, second and third order voltage intercept point and current intercept point, are examined for five layered BP-Si based TFET only. For five layered BP-Si based configuration, the proposed device offers a threshold voltage of 0.42 V, an average subthreshold slope of 24.14 mV/dec, ION of 1.7 × 10−4 A/μm, Drain Induced Barrier Lowering (DIBL) of 1.02 mV/V.
引用
收藏
页码:2809 / 2817
页数:8
相关论文
共 36 条
  • [1] Seabaugh C(2010)Low-voltage tunnel transistors for beyond CMOS logic Proc. IEEE 98 2095-2110
  • [2] Zhang Q(2016)An analysis on ambipolar reduction techniques for charge plasma based tunnel FETs Journal of Nanoelectronics and Optpelectronics 11 543-550
  • [3] Sunny A(2015)Diodes in Van Der Waals Heterojunctions with Broken-Gap Energy Band Alignment Nano Lett. 15 5791-5798
  • [4] Sarin RK(2014)Few layered black Phosphorus: emerging 2D semiconductor with high anisotropic carrier mobility and linear dichroism Nat. Commun. 5 4475-578
  • [5] Yan R(2007)Impact of the dimensionality on the performance of tunneling FETs: bulk versus one-dimensional devices Solid State Electron. 51 572-964
  • [6] Fathipour S(2005)Electrical properties of metal–HfO2–Si system measured from metal–insulator–semiconductor capacitors and metal–insulator–semiconductor field–effect transistors using HfO2 gate dielectric Elsevier Microelectronics Reliability 45 961-2776
  • [7] Han Y(1996)Thermodynamic stability of binary oxides in contact with Si J Mater Res 11 2757-364
  • [8] Song B(2019)Design and performance analysis of dual gate all around core shell nanotube TFET Superlattice Microst 125 356-655
  • [9] Xiao S(2009)TCAD assessment of gate electrode Workfunction engineered Recessed Channel (GEWE-RC) MOSFET and its multi-layereded gate architecture, part II: analog and large signal performance evaluation Superlattices Microstructure 46 645-641
  • [10] Li M(2016)Optimization of high-k and gate metal workfunction for improved analog and intermodulation performance ofgate stack (gs)-gewe-sinw mosfet Superlattices Microstructure 97 630-undefined