共 36 条
- [1] Seabaugh C(2010)Low-voltage tunnel transistors for beyond CMOS logic Proc. IEEE 98 2095-2110
- [2] Zhang Q(2016)An analysis on ambipolar reduction techniques for charge plasma based tunnel FETs Journal of Nanoelectronics and Optpelectronics 11 543-550
- [3] Sunny A(2015)Diodes in Van Der Waals Heterojunctions with Broken-Gap Energy Band Alignment Nano Lett. 15 5791-5798
- [4] Sarin RK(2014)Few layered black Phosphorus: emerging 2D semiconductor with high anisotropic carrier mobility and linear dichroism Nat. Commun. 5 4475-578
- [5] Yan R(2007)Impact of the dimensionality on the performance of tunneling FETs: bulk versus one-dimensional devices Solid State Electron. 51 572-964
- [6] Fathipour S(2005)Electrical properties of metal–HfO2–Si system measured from metal–insulator–semiconductor capacitors and metal–insulator–semiconductor field–effect transistors using HfO2 gate dielectric Elsevier Microelectronics Reliability 45 961-2776
- [7] Han Y(1996)Thermodynamic stability of binary oxides in contact with Si J Mater Res 11 2757-364
- [8] Song B(2019)Design and performance analysis of dual gate all around core shell nanotube TFET Superlattice Microst 125 356-655
- [9] Xiao S(2009)TCAD assessment of gate electrode Workfunction engineered Recessed Channel (GEWE-RC) MOSFET and its multi-layereded gate architecture, part II: analog and large signal performance evaluation Superlattices Microstructure 46 645-641
- [10] Li M(2016)Optimization of high-k and gate metal workfunction for improved analog and intermodulation performance ofgate stack (gs)-gewe-sinw mosfet Superlattices Microstructure 97 630-undefined