共 59 条
[1]
Jha SS(2017)Shared resource aware scheduling on power-constrained tiled many-core processors J. Parallel Distrib. Comput. 100 30-41
[2]
Heirman W(2014)Online learning of timeout policies for dynamic power management ACM Trans. Embed. Comput. Syst. (TECS) 13 96-1408
[3]
Falcón A(2010)Supervised learning based power management for multicore processors IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29 1395-28
[4]
Tubella J(2005)Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24 18-589
[5]
González A(2008)Application Scenarios in Streaming-Oriented Embedded-System Design IEEE Design & Test of Computers 25 581-19
[6]
Eeckhout L(2001)Hybrid run-time power management technique for real-time embedded system with voltage scalable processor ACM SIGPLAN Not. 36 11-1694
[7]
Khan UA(2008)Improving sdram access energy efficiency for low-power embedded systems ACM Trans. Embed. Comput. Syst. (TECS) 7 24-85
[8]
Rinner B(2010)Cache partitioning for energy-efficient and interference-free embedded multitasking ACM Trans. Embed. Comput. Syst. (TECS) 9 16-17
[9]
Jung H(2011)Energy-efficient trace reuse cache for embedded processors IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19 1681-1055
[10]
Pedram M(2000)Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation IEEE Des. Test Comput. 17 74-940