Machine Learning-Based Energy Optimization for Parallel Program Execution on Multicore Chips

被引:0
作者
Mwaffaq Otoom
Pedro Trancoso
Mohammad A. Alzubaidi
Hisham Almasaeid
机构
[1] Yarmouk University,Computer Engineering Department
[2] University of Cyprus,Computer Science Department
来源
Arabian Journal for Science and Engineering | 2018年 / 43卷
关键词
Dynamic power management; Dynamic voltage/ frequency scaling; Machine learning; Multicore; Scalability;
D O I
暂无
中图分类号
学科分类号
摘要
Energy is increasingly becoming the major constraint in designing multicore chips. Power and performance are the main components of energy and are inversely correlated. In this paper, we study the energy optimization of multicore chips that process parallel workloads using either power or performance optimization. To do so, we propose novel machine learning-based global and dynamic power management controller. The controller is used either to maximize performance within a fixed power budget or to minimize the consumed power to achieve the same baseline performance. The controller is also scalable, as it does not incur significant overhead as the number of cores or demands increases. The technique was evaluated using the PARSEC benchmark suite on a full-system simulator. The experimental results show that our global power controller outperforms, in terms of the EDP metric, the non-DVFS baseline by 28 and 35.5%, when optimized for performance and power, respectively. This suggests that optimizing power is more related to energy efficiency than optimizing performance.
引用
收藏
页码:7343 / 7358
页数:15
相关论文
共 59 条
[1]  
Jha SS(2017)Shared resource aware scheduling on power-constrained tiled many-core processors J. Parallel Distrib. Comput. 100 30-41
[2]  
Heirman W(2014)Online learning of timeout policies for dynamic power management ACM Trans. Embed. Comput. Syst. (TECS) 13 96-1408
[3]  
Falcón A(2010)Supervised learning based power management for multicore processors IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29 1395-28
[4]  
Tubella J(2005)Fine-grained dynamic voltage and frequency scaling for precise energy and performance tradeoff based on the ratio of off-chip access to on-chip computation times IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 24 18-589
[5]  
González A(2008)Application Scenarios in Streaming-Oriented Embedded-System Design IEEE Design & Test of Computers 25 581-19
[6]  
Eeckhout L(2001)Hybrid run-time power management technique for real-time embedded system with voltage scalable processor ACM SIGPLAN Not. 36 11-1694
[7]  
Khan UA(2008)Improving sdram access energy efficiency for low-power embedded systems ACM Trans. Embed. Comput. Syst. (TECS) 7 24-85
[8]  
Rinner B(2010)Cache partitioning for energy-efficient and interference-free embedded multitasking ACM Trans. Embed. Comput. Syst. (TECS) 9 16-17
[9]  
Jung H(2011)Energy-efficient trace reuse cache for embedded processors IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19 1681-1055
[10]  
Pedram M(2000)Increasing energy efficiency of embedded systems by application-specific memory hierarchy generation IEEE Des. Test Comput. 17 74-940