On the electrostatics of double-gate and cylindrical nanowire MOSFETs

被引:0
|
作者
Gnani E. [1 ]
Reggiani S. [1 ]
Rudan M. [1 ]
Baccarani G. [1 ]
机构
[1] ARCES, DEIS, University of Bologna, I-40136 Bologna
关键词
Cylindrical nanowire MOSFETs; Double-gate MOSFETs; Quantum effects; Semiconductor-device modeling;
D O I
10.1007/s10825-005-7110-0
中图分类号
学科分类号
摘要
In this work we investigate and compare the electrostatics of fully-depleted double-gate (DG) and cylindrical nanowire (CNW) MOSFETs accounting for quantum effects and, in doing so, we propose a new approach for the self-consistent solution of the Schrödinger-Poisson equations based on a rigorous time-independent perturbation method. This study leads to the conclusion that the cylindrical geometry is superior to the equivalent double-gate structure both in terms of the current ratio Ion/Ioff and the available voltage gain gm/go, indicating that both the subthreshold slope and the drain-induced barrier lowering (DIBL) are better controlled by the CNW-MOSFET. © 2005 Springer Science + Business Media, Inc.
引用
收藏
页码:71 / 74
页数:3
相关论文
共 50 条
  • [31] Mobility enhancement via volume inversion in double-gate MOSFETs
    Ge, LX
    Fossum, JG
    Gámiz, F
    2003 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2003, : 153 - 154
  • [32] A Global Continuous Channel Potential Solution for Double-Gate MOSFETs
    Liu, Feng
    He, Jin
    Zhang, Jian
    Chan, Mansun J.
    EDSSC: 2008 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2008, : 156 - +
  • [33] Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs
    Oh, SH
    Monroe, D
    Hergenrother, JM
    IEEE ELECTRON DEVICE LETTERS, 2000, 21 (09) : 445 - 447
  • [34] Gate length scaling and threshold voltage control of double-gate MOSFETs.
    Chang, L
    Tang, S
    King, TJ
    Bokor, J
    Hu, C
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 719 - 722
  • [35] A unified charge model for symmetric double-gate and surrounding-gate MOSFETs
    Lu, Huaxin
    Yu, Bo
    Taur, Yuan
    SOLID-STATE ELECTRONICS, 2008, 52 (01) : 67 - 72
  • [36] Design considerations and comparative investigation of ultra-thin SOI, double-gate and cylindrical nanowire FETs
    Gnani, E.
    Reggiani, S.
    Rudan, M.
    Baccarani, G.
    ESSDERC 2006: PROCEEDINGS OF THE 36TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2006, : 371 - +
  • [37] Numerical modeling on asymmetrical double-gate MOSFETs and TiN-gate FinFETs
    Kim, Han-Geon
    Cho, Sang-Young
    Kim, Young-Kyu
    Won, Taeyoung
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2008, 53 (03) : 1506 - 1510
  • [38] An analytical subthreshold current model for ballistic double-gate MOSFETs
    Autran, JL
    Munteanu, D
    Tintori, O
    Aubert, M
    Decarre, E
    NSTI NANOTECH 2004, VOL 2, TECHNICAL PROCEEDINGS, 2004, : 171 - 174
  • [39] Comparison of Double-Gate MOSFETs and FinFETs with Monte Carlo Simulation
    Gulzar A. Kathawala
    Mohamed Mohamed
    Umberto Ravaioli
    Journal of Computational Electronics, 2003, 2 : 85 - 89
  • [40] Explicit quantum potential and charge model for double-gate MOSFETs
    Chaves, Ferney
    Jimenez, David
    Sune, Jordi
    SOLID-STATE ELECTRONICS, 2010, 54 (05) : 530 - 535