共 10 条
- [1] Yu B., Et al., FinFET scaling to 10 nm gate lenght, IEDM 2002 Tech. Digest, pp. 251-254, (2002)
- [2] Burenkov A., Et al., Corner effect in double and triple gate FinFETs, ESSDERC 2003 Proceedings, pp. 135-138, (2003)
- [3] Oh S.-H., Et al., 50 nm Vertical Replacement-Gate (VRG) pMOSFETs, IEDM 2000 Tech. Digest, pp. 65-68, (2000)
- [4] Auth C., Plummer J., Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's, IEEE Electron Device Letters, 18, pp. 74-76, (1997)
- [5] Oh S.-H., Et al., Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs, IEEE Electron Device Letters, 21, pp. 445-447, (2000)
- [6] Pokatilov E., Et al., Distribution of fields and charge carriers in cylindrical nanosize silicon-based metal-oxide-semiconductor structures, J. Appl. Phys., 85, (1999)
- [7] Gnani E., Et al., A New Approach to the Self-Consistent Solution of the Schrodie
- [8] dinger-Poisson Equations in Nanowire MOSFETs, ESSDERC 2004 Proceedings, pp. 177-180, (2004)
- [9] Trellakis A., Et al., Iteration scheme for the solution of the two-dimensional Schrödinger-Poisson equations in quantum structures, J. Appl. Phys., 85, pp. 7880-7884, (1997)
- [10] Reggiani S., Et al., Surface mobility in silicon at large operating temperature, SISPAD 2002 Proceedings, pp. 15-20, (2002)