Revisiting split tiling for stencil computations in polyhedral compilation

被引:0
|
作者
Yingying Li
Huihui Sun
Jianmin Pang
机构
[1] State Key Laboratory of Mathematical Engineering and Advanced Computing,
来源
The Journal of Supercomputing | 2022年 / 78卷
关键词
Stencils; Loop tiling; Split tiling; Polyhedral compilation; Parallelism; Locality;
D O I
暂无
中图分类号
学科分类号
摘要
Complex tile shapes maximize parallelism and locality of stencil computations by enabling tile-wise concurrent start, i.e., all tiles along a particular tiling direction of the iteration space can be started concurrently. We study split tiling—a tiling technique exploiting tile-wise concurrent start at the expense of additional synchronizations, in the context of polyhedral compilation. Derived from classical parallelogram tiling, our approach first splits a parallelogram tile into multiple phases that can be executed simultaneously with those of the neighboring tiles. The technique then minimizes the amount of synchronizations by merging boundary phases of consecutive tiles along the time-tiled direction. We implement our approach on top of a well-defined polyhedral representation, generating code for both CPUs and GPUs. The experimental results on a 16-core Intel Xeon Silver show that our approach can achieve an average improvement of 2
引用
收藏
页码:440 / 470
页数:30
相关论文
共 50 条
  • [1] Revisiting split tiling for stencil computations in polyhedral compilation
    Li, Yingying
    Sun, Huihui
    Pang, Jianmin
    JOURNAL OF SUPERCOMPUTING, 2022, 78 (01): : 440 - 470
  • [2] Tiling Stencil Computations to Maximize Parallelism
    Bandishti, Vinayaka
    Pananilath, Irshad
    Bondhugula, Uday
    2012 INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS (SC), 2012,
  • [3] Diamond Tiling: Tiling Techniques to Maximize Parallelism for Stencil Computations
    Bondhugula, Uday
    Bandishti, Vinayaka
    Pananilath, Irshad
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2017, 28 (05) : 1285 - 1298
  • [4] Parameterized Diamond Tiling for Parallelizing Stencil Computations
    Wijesinghe, T.
    Senevirathne, K.
    Siriwardhana, C.
    Visitha, W.
    Jayasena, S.
    Rusira, T.
    Hall, M.
    2017 3RD INTERNATIONAL MORATUWA ENGINEERING RESEARCH CONFERENCE (MERCON), 2017, : 99 - 104
  • [5] TOAST: Automatic tiling for iterative stencil computations on GPUs
    Rocha, Rodrigo C. O.
    Pereira, Alyson D.
    Ramos, Luiz
    Goes, Luis F. W.
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2017, 29 (08):
  • [6] Parameterized Diamond Tiling for Stencil Computations with Chapel parallel iterators
    Bertolacci, Ian J.
    Olschanowsky, Catherine
    Harshbarger, Ben
    Chamberlain, Bradford L.
    Wonnacott, David G.
    Strout, Michelle Mills
    PROCEEDINGS OF THE 29TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS'15), 2015, : 197 - 206
  • [7] Tiling Optimizations for Stencil Computations Using Rewrite Rules in LIFT
    Stoltzfus, Larisa
    Hagedorn, Bastian
    Steuwer, Michel
    Gorlatch, Sergei
    Dubach, Christophe
    ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2019, 16 (04)
  • [8] Split Tiling Design and Implementation in the Polyhedral Model
    Li Y.-Y.
    Zhao J.
    Pang J.-M.
    Jisuanji Xuebao/Chinese Journal of Computers, 2020, 43 (06): : 1038 - 1051
  • [9] Automatic tiling of iterative stencil loops
    Li, ZY
    Song, YH
    ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 2004, 26 (06): : 975 - 1028
  • [10] Verified Lifting of Stencil Computations
    Kamil, Shoaib
    Cheung, Alvin
    Itzhaky, Shachar
    Solar-Lezama, Armando
    ACM SIGPLAN NOTICES, 2016, 51 (06) : 711 - 726