Decentralized Task Reallocation on Parallel Computing Architectures Targeting an Avionics Application

被引:0
作者
Thanakorn Khamvilai
Louis Sutter
Philippe Baufreton
François Neumann
Eric Feron
机构
[1] Georgia Institute of Technology,School of Aerospace Engineering
[2] Dassault Aviation,Division of Computer, Electrical, Mathematical Sciences and Engineering
[3] Safran Electronics and Defense,undefined
[4] King Abdullah University of Science and Technology,undefined
来源
Journal of Optimization Theory and Applications | 2021年 / 191卷
关键词
Parallel computing; Distributed computing; Reconfigurable; Safety-critical; Fault tolerance; Avionics; Integer linear programming; 90B10; 90C09; 90C90; 93A14; 93B52; 94C15;
D O I
暂无
中图分类号
学科分类号
摘要
This work presents an online decentralized allocation algorithm of a safety-critical application on parallel computing architectures, where individual Computational Units can be affected by faults. The described method includes representing the architecture by an abstract graph where each node represents a Computational Unit. Applications are also represented by the graph of Computational Units they require for execution. The problem is then to decide how to allocate Computational Units to applications to guarantee execution of a safety-critical application. The problem is formulated as an optimization problem with the form of an Integer Linear Program. A state-of-the-art solver is then used to solve the problem. Decentralizing the allocation process is achieved through redundancy of the allocator executed on the architecture. No centralized element decides on the allocation of the entire architecture, thus improving the reliability of the system. Inspired by multi-core architectures in avionics systems, an experimental illustration of the work is also presented. It is used to demonstrate the capabilities of the proposed allocation process to maintain the operation of a physical system in a decentralized way while individual components fail.
引用
收藏
页码:874 / 898
页数:24
相关论文
共 42 条
[1]  
Al Sheikh A(2012)Strictly periodic scheduling in IMA-based architectures Real-Time Syst. 48 359-386
[2]  
Brun O(2009)REDEFINE: runtime reconfigurable polymorphic ASIC ACM Trans. Embed. Comput. Syst. 9 1008-1014
[3]  
Hladik PE(2019)Introduction to special issue on multi-core architectures in avionics systems J. Aerospace Inf. Syst. 16 441-849
[4]  
Prabhu BJ(2011)Resource allocation robustness in multi-core embedded systems with inaccurate information J. Syst. Architect. 57 840-1557
[5]  
Alle M(2010)Multicore parallelization of min-cost flow for CAD applications IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29 1546-3942
[6]  
Varadarajan K(2012)Multisource software on multicore automotive ECUs–combining runnable sequencing with task scheduling IEEE Trans. Ind. Electron. 59 3934-1300
[7]  
Fell A(2015)Multicore SIMD ASIP for next-generation sequencing and alignment biochip platforms IEEE Trans. Very Large Scale Integr. VLSI Syst. 23 1287-26
[8]  
Reddy CR(2011)The ReNoC reconfigurable network-on-chip: architecture, configuration algorithms, and evaluation ACM Trans. Embedded Comput. Syst. (TECS) 10 1-13
[9]  
Nimmy J(2020)Model-based parallelization for simulink models on multicore CPUs and GPUs Int. J. Comput. Technol. 20 1-undefined
[10]  
Das S(undefined)undefined undefined undefined undefined-undefined