Reduced Impact of Induced Gate Noise on Inductively Degenerated LNAs in Deep Submicron CMOS Technologies

被引：0
|
作者：
Paolo Rossi
Francesco Svelto
Andrea Mazzanti
Pietro Andreani
机构：
[1] Università di Pavia,Dipartimento di Elettronica
[2] Università di Modena e Reggio Emilia,Dipartimento di Ingegneria dell’Informazione
[3] Technical University of Denmark,Center for Physical Electronics, Ørsted.DTU
来源：
Analog Integrated Circuits and Signal Processing | 2004年 / 42卷 / 1期
关键词：
Noise Figure; CMOS Technology; CMOS Process; Minimum Noise; Theoretical Minimum;
D O I：
10.1007/s10470-004-6845-z
中图分类号：
学科分类号：
摘要：
Designers of radio-frequency inductively-degenerated CMOS low-noise-amplifiers have usually not followed the guidelines for achieving minimum noise figure. Nonetheless, state-of-the-art implementations display noise figure values very close to the theoretical minimum. In this paper, we point out that this is due to the effect of the parasitic overlap capacitances in the MOS device. In particular, we show that overlap capacitances lead to a significant induced-gate-noise reduction, especially when deep sub-micron CMOS processes are used.
引用
收藏
页码：31 / 36
页数：5
相关论文
共 50 条
  • [21] Impact of boron penetration at P+-poly/gate oxide interface on deep-submicron device reliability for dual-gate CMOS technologies
    Hao, MY
    Nayak, D
    Rakkhit, R
    IEEE ELECTRON DEVICE LETTERS, 1997, 18 (05) : 215 - 217
  • [22] Design of inductively degenerated common source RF CMOS Low Noise Amplifier
    Malathi, D.
    Gomathi, M.
    SADHANA-ACADEMY PROCEEDINGS IN ENGINEERING SCIENCES, 2019, 44 (01):
  • [23] Radiation hardening of ASICs in deep submicron CMOS technologies
    Szczygiel, R
    PHOTONICS APPLICATIONS IN ASTRONOMY, COMMUNICATIONS, INDUSTRY, AND HIGH-ENERGY PHYSICS EXPERIMENTS III, 2005, 5775 : 103 - 110
  • [24] Integration of NiSi SALICIDE for deep submicron CMOS technologies
    Lin, XW
    Ibrahim, N
    Topete, L
    Pramanik, D
    ADVANCED INTERCONNECTS AND CONTACT MATERIALS AND PROCESSES FOR FUTURE INTEGRATED CIRCUITS, 1998, 514 : 179 - 184
  • [25] Design of inductively degenerated common source RF CMOS Low Noise Amplifier
    D Malathi
    M Gomathi
    Sādhanā, 2019, 44
  • [26] Design Optimization of Inductively Source-Degenerated FET LNAs Using Noise Transformation Matrix (Invited Talk)
    Meng, Chinchun
    Hsiao, Yu-Chih
    2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2016,
  • [27] A fully integrated 5.2GHz CMOS inductively degenerated low noise amplifier
    Wang, RL
    Chen, HW
    Liou, JS
    Tu, CH
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 285 - 288
  • [28] Noise figure optimization of inductively-degenerated CMOS LNA's with integrated gate inductors (vol 53, pg 1409, 2006)
    Belostotski, Leonid
    Haslett, James W.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2007, 54 (04) : 925 - 925
  • [29] RF-distortion in deep-submicron CMOS technologies
    van Langevelde, R
    Tiemeijer, LF
    Havens, RJ
    Knitel, MJ
    Roes, RFM
    Woerlee, PH
    Klaassen, DBM
    INTERNATIONAL ELECTRON DEVICES MEETING 2000, TECHNICAL DIGEST, 2000, : 807 - 810
  • [30] ESD production for deep submicron triple well CMOS technologies
    Nikolaidis, T
    Papadas, C
    ELECTRONICS LETTERS, 1999, 35 (23) : 2025 - 2027
12345