Synthesis of Energy-Efficient Flip-Flop Circuits Based on Sequential-Parallel Structures of MOS Transistors

被引：0

作者：

Kulakova A.A. ^{[1
]}

Lukyanenko E.B. ^{[1
]}

机构：

[1] Instrument Engineering, Radio, and Microelectronics Engineering Center, Southern Federal University, Taganrog

来源：

Russian Microelectronics | 2020年 / 49卷 / 02期

关键词：

Flip flop circuits;

D O I：

10.1134/S1063739720020067

中图分类号：

学科分类号：

摘要：

Abstract: The synthesis of energy-efficient electronic flip-flop circuits based on the application of arrays of p- and n-channel MOS transistors located in the upper and lower half-planes of the circuit is considered. A method is proposed for synthesizing D, RS, and JK flip-flop circuits using a truth table, direct and inverted minterm maps, and expressions describing the transistor arrays. Variants of circuits with and without an output inverter are considered. It is shown that the synthesized circuits have better characteristics and are more efficient than logic element circuits by factors of 2 to 4. © 2020, Pleiades Publishing, Ltd.

引用

页码：139 / 144

页数：5

共 31 条

[21] A Nanoscale Set-Reset Flip-Flop in Fluorescence Resonance Energy Transfer-Based Circuits
Nishimura, Takahiro
Ogura, Yusuke
Tanida, Jun
APPLIED PHYSICS EXPRESS, 2013, 6 (01)
[22] Energy Efficient Design of Direct Coupled Pass Transistor Based Pulse Triggered Flip-Flop
Pal, Pratosh Kumar
Singh, Anjani Kumar
Pattanaik, Manisha
PROCEEDINGS OF IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCEMENTS IN POWER AND ENERGY, 2015, : 161 - 164
[23] Design Methodology for Area and Energy Efficient OxRAM-based Non-Volatile Flip-Flop
Nataraj, M.
Levisse, A.
Giraud, B.
Noel, J. -P.
Meinerzhagen, P.
Portal, J. M.
Gaillardon, P. -E.
2017 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2017,
[24] An Energy-Efficient 24T Flip-Flop Consisting of Standard CMOS Gates for Ultra-Low Power Digital VLSIs
Shizuku, Yuzuru
Hirose, Tetsuya
Kuroki, Nobutaka
Numa, Masahiro
Okada, Mitsuji
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, E98A (12) : 2600 - 2606
[25] GNN-based Multi-bit Flip-flop Clustering and Post-clustering Design Optimization for Energy-efficient 3D ICs
Vanna-Iampikul, Pruek
Lu, Yi-Chen
Shim, Da Eun
Lim, Sung Kyu
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 28 (05)
[26] Design insights for reliable energy efficient OxRAM-based flip-flop in 28nm FD-SOI
Jovanovic, Natalija
Vianello, Elisa
Thomas, Olivier
Nikolic, Borivoje
Naviner, Lirida
2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
[27] Ultra-energy-efficient CMOS/magnetic non-volatile flip-flop based on spin-orbit torque device
Jabeur, K.
Di Pendina, G.
Prenat, G.
ELECTRONICS LETTERS, 2014, 50 (08) : 585 - 586
[28] High-Speed, Energy-Efficient Magnetic Nonvolatile Flip-Flop With Self-Adaptive Write Circuit Utilizing Voltage-Controlled Magnetic Anisotropy
Deng, Xiaoying
Xu, Tao
IEEE TRANSACTIONS ON MAGNETICS, 2021, 57 (05)
[29] QCA-Based PIPO and SIPO Shift Registers Using Cost-Optimized and Energy-Efficient D Flip Flop
Nafees, Naira
Ahmed, Suhaib
Kakkar, Vipan
Bahar, Ali Newaz
Wahid, Khan A.
Otsuki, Akira
ELECTRONICS, 2022, 11 (19)
[30] Magnetic-tunnel-junction based low-energy nonvolatile flip-flop using an area-efficient self-terminated write driver
Suzuki, Daisuke
Hanyu, Takahiro
JOURNAL OF APPLIED PHYSICS, 2015, 117 (17)

← 1 2 3 4 →