Hardware implementation of evolutionary algorithms using dynamic reconfiguration technology

被引:0
作者
Akinori Kanasugi
Akihiko Tsukahara
Ki Ando
机构
[1] Tokyo Denki University,Department of Electrical and Electronic Engineering
来源
Natural Computing | 2015年 / 14卷
关键词
Evolutionary algorithm; Dynamic reconfiguration; FPGA;
D O I
暂无
中图分类号
学科分类号
摘要
This paper proposes hardware implementation of evolutionary algorithms using dynamic reconfiguration technology. In this paper two types of dynamic reconfiguration for evolutionary algorithm are introduced. The processor was designed by using VHDL and the circuit was simulated. The effectiveness of the proposal processor was confirmed.
引用
收藏
页码:593 / 601
页数:8
相关论文
共 4 条
[1]  
Kanasugi A(2007)A processor for genetic algorithm using dynamically reconfigurable memory J Converg Inf Technol 2 4-15
[2]  
Tsukahara A(2009)Genetic algorithm with dynamic variable number of individuals and accuracy Int J Control Autom Syst 7 1-6
[3]  
Tsukahara A(undefined)undefined undefined undefined undefined-undefined
[4]  
Kanasugi A(undefined)undefined undefined undefined undefined-undefined