Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay

被引:0
|
作者
Yuki Kimura
Akira Yasuda
Michitaka Yoshino
机构
[1] University of Hosei,Engineering Research Course
[2] University of Hosei,Faculty of Science and Engineering
来源
Analog Integrated Circuits and Signal Processing | 2013年 / 75卷
关键词
Analog-to-digital converter (ADC); Continuous-time delta-sigma modulator (CTDSM); Vector filter; Clock jitter; Excess loop delay;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, we propose a novel delta-sigma modulator (DSM) that reduces the effects of clock jitter and excess loop delay by using a vector filter in the feedback path. The vector filter divides the input signal into a high-frequency part and a low-frequency part. The low-pass signal is placed in the path to the first-stage digital-to-analog converter for reducing the effects of the clock jitter, and the high-pass signal is placed in the feedback path to the last integrator in order to compensate for the excess loop delay. The DSM using the vector filter in the feedback path (DSM-VF) is verified using MATLAB/Simulink. Further, a clock jitter (0.1 %) in DSM-VF leads to an improvement in the signal-to-noise-ratio (SNR) to 22.5 dB as compared to the SNR of a conventional CTDSM. Moreover, the SNR deterioration caused by the excess loop delay is improved.
引用
收藏
页码:279 / 286
页数:7
相关论文
共 37 条
  • [31] A 20-MHz Bandwidth Continuous-Time Sigma-Delta Modulator With Jitter Immunity Improved Full Clock Period SCR (FSCR) DAC and High-Speed DWA
    Jo, Jun-Gi
    Noh, Jinho
    Yoo, Changsik
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2011, 46 (11) : 2469 - 2477
  • [32] A Highly Linear Multi-Level SC DAC in a Power-Efficient Gm-C Continuous-Time Delta-Sigma Modulator
    Zhang, Yang
    Basak, Debajit
    Pun, Kong-Pang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (12) : 4592 - 4605
  • [33] A 4.2-mW 10-MHz BW 74.4-dB SNDR Continuous-Time Delta-Sigma Modulator With SAR-Assisted Digital-Domain Noise Coupling
    Jang, Il-Hoon
    Seo, Min-Jae
    Cho, Sang-Hyun
    Lee, Jae-Keun
    Baek, Seung-Yeob
    Kwon, Sunwoo
    Choi, Michael
    Ko, Hyung-Jong
    Ryu, Seung-Tak
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (04) : 1139 - 1148
  • [34] A 25-kHz-BW 97.4-dB-SNDR SAR-Assisted Continuous-Time 1-0 MASH Delta-Sigma Modulator With Digital Noise Coupling
    Lee, Dong-Hun
    Lozada, Kent Edrian
    Kim, Ye-Dam
    Kim, Ho-Jin
    Cho, Youngjae
    Choi, Michael
    Ryu, Seung-Tak
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024, 59 (10) : 3232 - 3241
  • [35] A 134-μW 99.4-dB SNDR Audio Continuous-Time Delta-Sigma Modulator With Chopped Negative-R and Tri-Level FIR-DAC
    Jang, MoonHyung
    Lee, Changuk
    Chae, Youngcheol
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2021, 56 (06) : 1761 - 1771
  • [36] A 94.5-dB SNDR 96.5-dB DR discrete-time delta-sigma modulator using FIA assisted OTA and FIR DAC feedback
    Huang, Gongxing
    Wei, Cong
    Wei, Rongshan
    MICROELECTRONICS JOURNAL, 2024, 150
  • [37] A 0.38-mW 200-kHz-BW Digital-Intensive Single-Opamp Fourth-Order Continuous-Time Delta-Sigma Modulator With Third-Order Digital Noise Coupling in 28-nm CMOS
    Lozada, Kent Edrian
    Kim, Ye-Dam
    Kim, Ho-Jin
    Cho, Youngjae
    Choi, Michael
    Ryu, Seung-Tak
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2024,