Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay

被引:0
|
作者
Yuki Kimura
Akira Yasuda
Michitaka Yoshino
机构
[1] University of Hosei,Engineering Research Course
[2] University of Hosei,Faculty of Science and Engineering
来源
Analog Integrated Circuits and Signal Processing | 2013年 / 75卷
关键词
Analog-to-digital converter (ADC); Continuous-time delta-sigma modulator (CTDSM); Vector filter; Clock jitter; Excess loop delay;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, we propose a novel delta-sigma modulator (DSM) that reduces the effects of clock jitter and excess loop delay by using a vector filter in the feedback path. The vector filter divides the input signal into a high-frequency part and a low-frequency part. The low-pass signal is placed in the path to the first-stage digital-to-analog converter for reducing the effects of the clock jitter, and the high-pass signal is placed in the feedback path to the last integrator in order to compensate for the excess loop delay. The DSM using the vector filter in the feedback path (DSM-VF) is verified using MATLAB/Simulink. Further, a clock jitter (0.1 %) in DSM-VF leads to an improvement in the signal-to-noise-ratio (SNR) to 22.5 dB as compared to the SNR of a conventional CTDSM. Moreover, the SNR deterioration caused by the excess loop delay is improved.
引用
收藏
页码:279 / 286
页数:7
相关论文
共 37 条
  • [21] A Low Cost Design of Time Division Multiplexing Based 3rd Order Continuous-Time Incremental Sigma Delta Modulator with Excess Loop Delay
    Prakash, Jos A. V.
    Jose, Babita R.
    JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (03) : 495 - 505
  • [22] A 0.5-V 81.2 dB SNDR audio-band continuous-time Delta-Sigma modulator with SCR feedback
    Chen, Yan
    Pun, Kong-Pang
    Kinget, Peter
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 67 (03) : 285 - 292
  • [24] A 4th-Order Continuous-Time Delta-Sigma Modulator With Hybrid Noise-Coupling
    Lozada, Kent Edrian
    Jang, Il-Hoon
    Bae, Gyeom-Je
    Lee, Dong-Hun
    Kim, Ye-Dam
    Lee, Hankyu
    Kim, Seong Joong
    Ryu, Seung-Tak
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (09) : 3635 - 3639
  • [25] Time-domain Continuous-time Delta-sigma Modulator using VCO-based Integrator and GRO-based Quantizer
    Lee, Eunsang
    Han, Jaeduk
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (04) : 259 - 265
  • [26] Clock jitter error in multi-bit continuous-time sigma-delta modulators with non-return-to-zero feedback waveform
    Tortosa, Ramon
    de la Rosa, Jose M.
    Fernandez, Francisco V.
    Rodriguez-Vazquez, Angel
    MICROELECTRONICS JOURNAL, 2008, 39 (01) : 137 - 151
  • [27] A Continuous-Time Delta-Sigma Modulator Using ELD-Compensation-Embedded SAB and DWA-Inherent Time-Domain Quantizer
    Weng, Chan-Hsiang
    Wei, Tzu-An
    Alpman, Erkan
    Fu, Chang-Tsung
    Lin, Tsung-Hsien
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2016, 51 (05) : 1235 - 1245
  • [28] A 24-kHz BW 90.5-dB SNDR 96-dB DR continuous-time delta-sigma modulator using FIR DAC feedback
    Wei, Rongshan
    Huang, Gongxing
    Hu, Wei
    Wei, Cong
    Lin, Huishan
    MICROELECTRONICS JOURNAL, 2023, 138
  • [29] A 20-MHz bandwidth, 75-dB dynamic range, continuous-time delta-sigma modulator with reduced nonidealities
    Song, Seokjae
    Lee, Jaeseong
    Roh, Jeongjin
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2019, 47 (08) : 1370 - 1380
  • [30] A 4th-Order Continuous-Time ΔΣ Modulator with Improved Clock Jitter Immunity using RTZ FIR DAC
    Assom, Ian
    Salgado, Gerardo
    O'Hare, Daniel
    O'Connell, Ivan
    O'Donoghue, Keith A.
    2018 25TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS (ICECS), 2018, : 725 - 728