Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay

被引:0
|
作者
Yuki Kimura
Akira Yasuda
Michitaka Yoshino
机构
[1] University of Hosei,Engineering Research Course
[2] University of Hosei,Faculty of Science and Engineering
来源
Analog Integrated Circuits and Signal Processing | 2013年 / 75卷
关键词
Analog-to-digital converter (ADC); Continuous-time delta-sigma modulator (CTDSM); Vector filter; Clock jitter; Excess loop delay;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, we propose a novel delta-sigma modulator (DSM) that reduces the effects of clock jitter and excess loop delay by using a vector filter in the feedback path. The vector filter divides the input signal into a high-frequency part and a low-frequency part. The low-pass signal is placed in the path to the first-stage digital-to-analog converter for reducing the effects of the clock jitter, and the high-pass signal is placed in the feedback path to the last integrator in order to compensate for the excess loop delay. The DSM using the vector filter in the feedback path (DSM-VF) is verified using MATLAB/Simulink. Further, a clock jitter (0.1 %) in DSM-VF leads to an improvement in the signal-to-noise-ratio (SNR) to 22.5 dB as compared to the SNR of a conventional CTDSM. Moreover, the SNR deterioration caused by the excess loop delay is improved.
引用
收藏
页码:279 / 286
页数:7
相关论文
共 37 条
  • [1] Continuous-time delta-sigma modulator using vector filter in feedback path to reduce effect of clock jitter and excess loop delay
    Kimura, Yuki
    Yasuda, Akira
    Yoshino, Michitaka
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 75 (02) : 279 - 286
  • [2] Excess Loop Delay Compensation in Continuous-Time Delta-Sigma Modulators
    Pavan, Shanthi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2008, 55 (11) : 1119 - 1123
  • [3] A continuous time delta-sigma modulator with reduced clock jitter sensitivity through DSCR feedback
    Radjen, Dejan
    Andreani, Pietro
    Anderson, Martin
    Sundstrom, Lars
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2013, 74 (01) : 21 - 31
  • [4] A continuous time delta-sigma modulator with reduced clock jitter sensitivity through DSCR feedback
    Dejan Radjen
    Pietro Andreani
    Martin Anderson
    Lars Sundström
    Analog Integrated Circuits and Signal Processing, 2013, 74 : 21 - 31
  • [5] Fast clock-jitter simulation in continuous-time Delta-Sigma modulators
    Benabes, P
    Kielbasa, R
    IMTC/2001: PROCEEDINGS OF THE 18TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1-3: REDISCOVERING MEASUREMENT IN THE AGE OF INFORMATICS, 2001, : 1587 - 1590
  • [6] A study of excess loop delay in tunable continuous-time bandpass delta-sigma modulators using RC-resonators
    Afifi, M.
    Manoli, Y.
    Keller, M.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 79 (03) : 555 - 568
  • [7] A single-bit continuous-time delta-sigma modulator using clock-jitter and inter-symbol-interference suppression technique
    Sabouhi, Vahid
    Aghdam, Esmaeil Najafi
    Saeedi, Saeed
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2017, 45 (01) : 63 - 82
  • [8] A Continuous-time Sigma-delta Modulator with Clock Jitter Tolerant Self-resetting Return-to-zero Feedback DAC
    Jeong, Donghyeok
    Noh, Jinho
    Lee, Jisoo
    Yoo, Changsik
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2018, 18 (04) : 468 - 474
  • [9] A Comparator with Reduced Regeneration Time for Continuous-Time Delta-Sigma Modulator
    Song, Hi Yuen
    Kang, So Young
    Kang, Dongmin
    Choi, Hyunseok
    Oh, Inn Yeal
    Park, Chul Soon
    2013 ASIA-PACIFIC MICROWAVE CONFERENCE PROCEEDINGS (APMC 2013), 2013, : 760 - 762
  • [10] Jitter Compensation Technique for Continuous-Time Sigma-Delta Modulator
    Chen, Zong-Yi
    Hung, Chung-Chih
    2014 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS), 2014, : 423 - 426