High-performance parallel computing for next-generation holographic imaging

被引:0
|
作者
Takashige Sugie
Takanori Akamatsu
Takashi Nishitsuji
Ryuji Hirayama
Nobuyuki Masuda
Hirotaka Nakayama
Yasuyuki Ichihashi
Atsushi Shiraki
Minoru Oikawa
Naoki Takada
Yutaka Endo
Takashi Kakue
Tomoyoshi Shimobaba
Tomoyoshi Ito
机构
[1] Chiba University,
[2] Tokyo University of Science,undefined
[3] National Astronomical Observatory of Japan,undefined
[4] National Institute of Information and Communications Technology,undefined
[5] Kochi University,undefined
来源
Nature Electronics | 2018年 / 1卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
Holography is a method of recording and reproducing three-dimensional (3D) images, and the widespread availability of computers has encouraged the development of holographic 3D screens (electroholography). However, the technology has not yet been used in practical applications because a hologram requires an enormous volume of data and modern computing power is inadequate to process this volume of data in real time. Here, we show that a special-purpose holography computing board, which uses eight large-scale field-programmable gate arrays, can be used to generate 108-pixel holograms that can be updated at a video frame rate. With our approach, we achieve a parallel operation of 4,480 hologram calculation circuits on a single board, and by clustering eight of these boards, we can increase the number of parallel calculations to 35,840. Using a 3D image composed of 7,877 points, we show that 108-pixel holograms can be updated at a video rate, thus allowing 3D movies to be projected. We also demonstrate that the system speed scales up in a linear manner as the number of parallel circuits is increased. The system operates at 0.25 GHz with an effective speed equivalent to 0.5 petaflops (1015 floating-point operations per second), matching that of a high-performance computer.
引用
收藏
页码:254 / 259
页数:5
相关论文
共 50 条
  • [31] Leveraging Cloud Computing and High Performance Computing Advances for Next-generation Architecture, Urban Design and Construction Projects
    Iorio, Francesco
    Snowdon, Jane L.
    SYMPOSIUM ON SIMULATION FOR ARCHITECTURE AND URBAN DESIGN 2011 (SIMAUD 2011) - 2011 SPRING SIMULATION MULTICONFERENCE - BK 8 OF 8, 2011, : 118 - 125
  • [32] Hologram Printing for Next-Generation Holographic Display
    Yamamoto, Kenji
    Jackin, Boaz Jessie
    Wakunami, Koki
    Jorissen, Lode
    Ichihashi, Yasuyuki
    Okui, Makoto
    Oi, Ryutaro
    ULTRA-HIGH-DEFINITION IMAGING SYSTEMS, 2018, 10557
  • [33] NEXT-GENERATION MOBILE COMPUTING INTRODUCTION
    Edmondson, James
    Anderson, William
    Gray, Jeff
    Loyall, Joseph P.
    Schmid, Klaus
    White, Jules
    IEEE SOFTWARE, 2014, 31 (02) : 44 - 47
  • [34] Algorithms and Programming Tools for Next-Generation High-Performance Scientific Software HPSS 2011
    Corsaro, Stefania
    D'Ambra, Pasqua
    Perla, Francesca
    EURO-PAR 2011: PARALLEL PROCESSING WORKSHOPS, PT I, 2012, 7155 : 293 - 294
  • [35] High-performance parallel bio-computing
    Huang, CH
    PARALLEL COMPUTING, 2004, 30 (9-10) : 999 - 1000
  • [36] Design of compact and high-performance SRAM cell in QCA technology for next-generation memories
    Rathore, Nitesh Kumar
    Beohar, Ankur
    Singh, Pooran
    ENGINEERING RESEARCH EXPRESS, 2025, 7 (01):
  • [37] Parallel Soft Computing Techniques in High-Performance Computing Systems
    Dorronsoro, Bernabe
    Nesmachnow, Sergio
    COMPUTER JOURNAL, 2016, 59 (06): : 775 - 776
  • [38] An SFQ-based high-performance packet switch for next-generation high-end routers
    Yorozu, S
    Kameda, Y
    Tahara, S
    PHYSICA C, 2001, 357 : 1540 - 1543
  • [39] Architecture and evaluation of a third-generation RHiNET switch for high-performance parallel computing
    Nishi, H
    Nishimura, S
    Harasawa, K
    Kudoh, T
    Amano, H
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2003, E86D (10): : 1987 - 1995
  • [40] 'Grids' may be the next wave in high-performance computing
    Olsen, Florence
    Chronicle of Higher Education, 2002, 49 (17)