A systematic literature review on hardware implementation of artificial intelligence algorithms

被引：0
作者：
Manar Abu Talib
Sohaib Majzoub
Qassim Nasir
Dina Jamal
机构：
[1] University of Sharjah,
来源：
The Journal of Supercomputing | 2021年 / 77卷
关键词：
Hardware accelerators; Artificial intelligence; Machine learning; AI on hardware; Real-time AI;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Artificial intelligence (AI) and machine learning (ML) tools play a significant role in the recent evolution of smart systems. AI solutions are pushing towards a significant shift in many fields such as healthcare, autonomous airplanes and vehicles, security, marketing customer profiling and other diverse areas. One of the main challenges hindering the AI potential is the demand for high-performance computation resources. Recently, hardware accelerators are developed in order to provide the needed computational power for the AI and ML tools. In the literature, hardware accelerators are built using FPGAs, GPUs and ASICs to accelerate computationally intensive tasks. These accelerators provide high-performance hardware while preserving the required accuracy. In this work, we present a systematic literature review that focuses on exploring the available hardware accelerators for the AI and ML tools. More than 169 different research papers published between the years 2009 and 2019 are studied and analysed.
引用
收藏
页码：1897 / 1938
页数：41
相关论文
共 126 条
[1]  
Sze V(2017)Efficient processing of deep neural networks: a tutorial and survey Proc IEEE 105 2295-2329
[2]  
Chen Y-H(1991)Artificial intelligence and financial services IEEE Trans Knowl Data Eng 3 137-148
[3]  
Yang T-J(2010)Artificial neural networks in hardware: a survey of two decades of progress Neurocomputing 74 239-255
[4]  
Emer JS(2018)Hardware design for machine learning Int J Artif Intell Appl (IJAIA) 9 63-84
[5]  
Pau LF(2019)FPGA-based accelerators of deep learning networks for learning and classification: a review IEEE Access 7 7823-7859
[6]  
Misra J(2009)Computational intelligence and AI in games: a new IEEE transaction IEEE Trans Comput Intell AI Games 1 1-3
[7]  
Saha I(2018)A survey of FPGA-based accelerators for convolutional neural networks Neural Comput Appl 32 1109-1139
[8]  
Jawandhiya P(2019)[DL] A survey of FPGA-based neural network inference accelerators ACM Trans Reconfig Technol Syst 12 1-26
[9]  
Shawahna A(2009)Fast and robust face detection on a parallel optimized architecture implemented on FPGA IEEE Trans Circuits Syst Video Technol 19 597-602
[10]  
Sait SM(2016)A GPU based implementation of robust face detection system Procedia Comput Sci 87 156-163
12345678910